






Begin Sequential Logic

Outputs are a function of present and past inputs
 => need memory

Synchronous Sequential Circuits ← This class
 Asynchronous " " "




Transmission Gate



Control = 0 $f = \bar{x}$
 Control = 1 $f = \bar{1} = 0$



S-R latch

Reset 0 → 1 → 0




Reset = 1 $f \rightarrow 0$
 Set = 1 $f \rightarrow 1$


Hold state if
 Reset + Set both 0




A	B	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0






Timing Diagram



Gated S-R latch



S	R	Q _a	Q _b	
0	0	Q _a	Q _b	no change
0	1	0	1	
1	0	1	0	
1	1	0	0	"illegal"



1 and 1 holds the state


note these lines are active low

unknown which way it goes

note Q-bar is also 0

With NANDS

Gated D-latch



CLK	D	Q
0	X	Q hold
1	0	0
1	1	1

