CONTINUOUS DIGITAL CALIBRATION OF PIPELINED A/D CONVERTERS

By

Alma Delić-Ibukić B.S. University of Maine, 2002

A THESIS

Submitted in Partial Fulfillment of the Requirements for the Degree of Master of Science (in Electrical Engineering)

> The Graduate School The University of Maine May, 2004

Advisory Committee:

Donald M. Hummels, Professor of Electrical and Computer Engineering, Advisor David E. Kotecki, Associate Professor of Electrical and Computer Engineering Allison I. Whitney, Lecturer in Electrical and Computer Engineering

LIBRARY RIGHTS STATEMENT

In presenting this thesis in partial fulfillment of the requirements for an advanced degree at The University of Maine, I agree that the Library shall make it freely available for inspection. I further agree that permission for "fair use" copying of this thesis for scholarly purposes may be granted by the Librarian. It is understood that any copying or publication of this thesis for financial gain shall not be allowed without my written permission.

Signature:

Date:

CONTINUOUS DIGITAL CALIBRATION OF PIPELINED A/D CONVERTERS

By Alma Delić-Ibukić

Thesis Advisor: Dr. Donald M. Hummels

An Abstract of the Thesis Presented in Partial Fulfillment of the Requirements for the Degree of Master of Science (in Electrical Engineering) May, 2004

This thesis provides a novel continuous calibration technique for pipelined Analog-to-Digital Converters (ADCs). The new scheme utilizes an existing digital calibration algorithm and extends it to work in real-time. The goal is to digitally calibrate pipelined ADCs in the background without interrupting the normal operation of the converter.

The concept behind the digital calibration algorithm is described and simulated using a 1-bit per stage pipeline architecture. Dominant static error mechanisms present in pipeline architectures are identified and discussed. These errors are successfully corrected by the implemented digital calibration algorithm. The calibration scheme is transparent to the overall system performance and is demonstrated using a 14-bit ADC with 1-bit per stage architecture and 16 identical stages. The first seven stages in the pipeline are calibrated. Continuous calibration is realized using a hardware description language (Verilog HDL) and two extra stages located at the end of the pipeline. The extra stages are only used during the calibration process. Verilog implementations of stage and error correction logic, as well as a finite state machine to control the calibration process are presented.

The real-time digital calibration technique is verified and successfully demonstrated using simulation results obtained in MATLAB and the Verilog-XL simulator.

ACKNOWLEDGMENTS

The work described in this thesis has been supported in part through a gift from the Texas Instruments Inc. Analog University Relations program. The department gratefully acknowledges the support of its undergraduate and graduate programs provided by Texas Instruments Inc. through this program.

I would first like to thank my parents, Nihada and Sead Delić-Ibukić and my brother Dino for their love, support and encouragement throughout this educational endeavor. I would also like to thank Professor Don Hummels for being a great mentor throughout my bachelor's and master's degree and for introducing me to data converters. Thank you, Professor Fred Irons for finding time to review my thesis and providing helpful comments. Thank you, Professor Dave Kotecki for patiently answering all my Cadence and Verilog questions. Thank you, Professor Al Whitney for encouraging me to take electronics classes and always being available to answer any questions I had.

Thank you, Steven Turner, Wayne Slade and Thomas Kenny for being great friends. Who can forget all those quality times spent at the Bear Brew.

TABLE OF CONTENTS

A	CKNC	WLED	GMENTS	ii		
LI	ST OI	F TABLI	ES	v		
LI	ST OI	F FIGUF	RES	vi		
Cł	napter					
1	Introduction					
	1.1	Backgr	round	1		
	1.2	Purpos	e of the Research	2		
	1.3	Thesis	Organization	3		
2	Pipelined ADC Architecture					
-	2.1	Archite	ecture Overview	5		
	2.2	Ideal P	ipeline Converter	7		
	2.3	Design	Considerations for Pipeline ADCs	10		
		2.3.1	Sub-ADC Error	10		
		2.3.2	One Bit per Stage Example	14		
3	Pinel	ine Δ/D	Converter Calibration Techniques	18		
5	3.1 Dominant Errors in Pipeline ADCs					
	5.1	311	Sub-DAC Error	20		
		3.1.2	Gain Error	21		
	3.2	Analog	2 Calibration Schemes	23		
	3.3	Digital	Calibration Schemes	25		
	3.4	Digital	Calibration Example: 1-bit per stage	26		
		3.4.1	Off-line Calibration	27		
		3.4.2	Simulation Results	30		
	3.5	Real-T	ime Digital Calibration Scheme Development	39		
4	Implementation of a Continuous Digital Calibration Scheme in Verilog					
	HDL			50		
	4.1	Digital	Calibration in Verilog HDL	50		
		4.1.1	Finite State Machine (FSM) Description	50		
		4.1.2	Required Stage Modifications	55		
	4.0	4.1.3	Error Correction Logic Modification	55		
	4.2	Verifica	ation of the Developed Calibration Technique	57		
	4.3	Compl	exity of the Real-Time Calibration Logic	63		
5	Conc	lusion .		66		

REFERENCES	68
BIOGRAPHY OF THE AUTHOR	70

LIST OF TABLES

3.1	Parameters for simulated 14-bit Pipeline ADC (units in volts)	36
3.2	Sample propagation through the pipeline for the proposed real- time digital calibration technique.	46
4.1	Weights associated with each stage of a 14-bit calibrated pipeline ADC. Values in red correspond to the programmable set of weights.	54

LIST OF FIGURES

2.1	Generic Pipeline ADC block diagram.	6
2.2	Generic stage block diagram.	7
2.3	An <i>M</i> -bit ADC.	8
2.4	An <i>N</i> -bit ADC connected to an <i>M</i> -bit ADC	8
2.5	An $M + N$ bit ideal ADC	10
2.6	An <i>N</i> -bit ideal ADC with 1-bit per stage architecture	11
2.7	Residual error plot for 1-bit per stage ideal pipeline ADC (blue) and pipeline ADC with comparator offset errors (red)	12
2.8	Stage modifications of 1-bit per stage architecture pipeline ADC (blue) with allowable comparator offset errors (red)	13
2.9	1-bit per stage architecture block diagram	14
2.10	Residual error characteristics and allowed threshold voltage variations.	17
3.1	Residual error plots for 1-bit per stage ideal pipeline ADC (blue) and pipeline ADC with errors (red)	19
3.2	1-bit per stage architecture block diagram.	21
3.3	Switched capacitor implementation of the MDAC for 1-bit per stage architecture.	22
3.4	Pipeline ADC with off-line digital calibration applied to the seventh stage.	28
3.5	Residual plot for 1.5-bits per stage pipeline architecture	31
3.6	Simulated 14-bit pipeline (ideal) ADC with $F_{in} = 1$ MHz	32
3.7	Calibrated vs. uncalibrated residual error for a simulated pipeline (ideal) ADC	34
3.8	Locations of parameters for simulated ADC.	36
3.9	Simulated ADC output spectrum with (red) and without (blue) digital self-calibration applied.	37
3.10	Simulated ADC output spectrum with (red) and without (blue) digital self-calibration applied <i>cont</i>	38

3.11	Simulated ADC residual error characteristics with (red) and without (blue) digital self-calibration applied. Errors intro- duced in a first stage.	40
3.12	Simulated ADC residual error characteristics with (red) and without (blue) digital self-calibration applied. Errors intro- duced in a first two stages.	41
3.13	Simulated ADC residual error characteristics with (red) and without (blue) digital self-calibration applied. Errors intro- duced in a first three stages.	42
3.14	Simulated ADC residual error characteristics with (red) and without (blue) digital self-calibration applied. Errors intro- duced in a first seven stages.	43
3.15	Example of a two-phase, non-overlapping clock signal used in pipeline ADC architecture.	44
3.16	Proposed real-time digital calibration architecture.	48
4.1	Simplified description of the sequence of events implemented by the master Finite State Machine (FSM).	52
4.2	Modifications of a stage being calibrated.	56
4.3	Modified error correction logic for a real-time digital calibration scheme implementation. Example of <i>N</i> -stage converter with 1-bit per stage architecture	58
4.4	Residual error characteristics for a MATLAB simulated ADC with applied foreground calibration (blue) and real-time calibration implemented in Verilog HDL (red)	61
4.5	Residual error characteristics for a MATLAB simulated ADC with applied foreground calibration (blue) and real-time calibration implemented in Verilog HDL (red) <i>cont</i> .	62
4.6	Residual error characteristics for a converter with errors in a first stage only and real-time calibration applied twice	64
4.7	Area of the real-time calibration logic as a function of a minimum feature size requirements.	65

CHAPTER 1

Introduction

1.1 Background

Applications such as wireless communications, image recognition and medical instrumentation require high-speed, high-resolution Analog-to-Digital Converters (ADCs). Medical imaging applications require ADCs with 15 bits of resolution and sampling rates greater than 40 MHz [1]. High-speed and high resolution converters are often implemented using pipelined multistage ADC architectures. In many cases, this is the architecture of choice because finite op-amp gain and comparator offset errors of the converter can be removed by using redundancy [2] and digital error correction. Also, the hardware complexity of the pipeline converter is proportional to the number of bits resolved. Designs of pipelined architecture ADCs have relied on high-gain operational amplifiers and excellent capacitor matching in order to produce moderate-resolution converters. Monolithic, high-resolution pipeline ADCs are difficult to obtain due to extraordinary component matching requirements. Component matching becomes increasingly difficult as CMOS technologies are scaled to smaller geometries. Without using some form of calibration, standard CMOS process technologies limit the resolution of pipeline architecture to approximately 8-10 bits.

Different calibration techniques have been proposed to improve speed and linearity of ADCs. Calibration techniques can be of analog nature [3], digital nature [4, 5] or mixed (analog and digital) nature [6, 7, 8]. Most calibration techniques fall into one of three categories: calibration performed in a factory, calibration performed every time converter is powered up (foreground calibration) [4, 6, 9, 10, 11], and continuous calibration [3, 8, 12]. Calibrations performed in a factory, such as capacitor trimming,

1

are one time events. Before packaging the ADC, capacitors are trimmed to accomplish the best possible capacitor matching and therefore improve the linearity of the ADC. This type of calibration requires the converter to be off-line and it can not take into account changes in the environment that may affect performance of the converter. Factory calibrated converters cannot be re-calibrated. An advantage of the foreground calibration is that re-calibration is possible. However, this requires a converter to be off-line while (re)calibration is in progress. The ideal type of calibration is continuous calibration because the converter is in its normal mode of operation while being calibrated. Continuous calibration is done in the background without interrupting the ADC operation. Environmental and internal changes are continuously taken into account and corrected.

Several analog continuous calibration schemes have been reported in the literature [3, 8]. Calibration techniques based on analog schemes are generally difficult to scale to new process technologies, and are often specific to a particular circuit implementation. Shu *et al.* [12] reported a digital continuous calibration technique utilizing a second on-chip delta-sigma ADC. However, the technique could not correct certain dominant pipeline error mechanisms, such as error due to op-amp gain. This thesis develops a novel continuous digital calibration technique suitable for implementation in a fully monolithic pipeline ADC. The technique is based on a digital foreground calibration algorithm originally reported in [4].

1.2 Purpose of the Research

Different calibration techniques targeted to pipelined ADCs have been proposed and successfully implemented. Karanicolas *et al.* [4] implemented 15-bit digitally self-calibrated pipeline ADC. The digital calibration algorithm was derived for a 1-bit per stage pipeline architecture. The calibration was successful in correcting DAC and interstage gain nonlinearities. Even though it proved to be successful, this calibration technique required the converter to be off-line while calibrated. Ideally, a calibration scheme should run continuously in the background without interrupting the normal mode of operation of the ADC. A continuous calibration scheme was successfully employed by Ingino *et al.* [3]. They performed calibration in the analog domain, transparent to the overall system. An extra stage was implemented and calibrated outside of the main converter pipeline. The additional stage was frequently substituted for the pipeline stage being calibrated. The technique corrects for the DAC and interstage gain nonlinearities. However, the analog calibration schemes are as a rule difficult to scale to new process technologies due to the increase in sub-threshold and gate leakage currents and reduced power supply voltage [13].

This thesis defines a novel calibration scheme unique to pipeline ADCs based on the digital self-calibration implemented by Karanicolas *et al.* [4]. A state machine is developed which allows for a continuous calibration in a fully digital domain. This calibration is transparent to the overall system and is demonstrated using a 14-bit ADC with 1-bit per stage pipeline architecture and interstage gains less than two. DAC and interstage gain errors due to the charge injection and capacitor mismatch are corrected successfully. The continuous digital calibration discussed in this thesis is realized using a hardware description language (Verilog HDL). The two extra stages are located at the end of the pipeline. The extra stages are only used during the calibration process.

1.3 Thesis Organization

This thesis is structured to provide some background information on pipelined ADCs, followed by the theory, simulation and results of the implemented continuous digital calibration technique.

Chapter 2 gives an overview of a pipeline ADC architecture using an ideal converter as an example. Error mechanisms in the pipeline stage that can be fixed by stage modifications are introduced and discussed. An example of 1-bit per stage pipeline ADC is presented.

Chapter 3 describes the dominant errors in pipeline ADCs which cannot be corrected by stage modifications alone. Some form of calibration is required to correct these error mechanisms. Theory and examples of the current analog and digital calibration schemes for the pipeline ADCs are discussed. An example of the digital calibration algorithm derived in [4] is discussed in detail. MATLAB simulations for this algorithm were implemented using a 14-bit, 1-bit per stage ADC with 16 identical stages with gains less than two. Also, a proposed real-time digital calibration technique based on the calibration algorithm in [4] is discussed in detail using the same 14-bit, 1-bit per stage ADC example.

Chapter 4 describes the implementation of the continuous digital calibration technique in Verilog HDL. Verification of the derived calibration technique is discussed in detail, as well as the complexity of the derived calibration scheme.

Chapter 5 gives a summary of the thesis and a brief section on future work is also included.

CHAPTER 2

Pipelined ADC Architecture

This chapter provides an overview of the pipeline architecture. The internal behavior of the ideal converter and steps commonly taken to ensure the linearity of ADCs are examined and discussed. An example 1-bit per stage architecture is used to describe the behavior of pipeline ADCs.

2.1 Architecture Overview

High speed, high resolution, low power ADCs are frequently based on a pipeline architecture. One of the reasons is that the overall speed of the pipeline converter is given by the speed of the single low resolution stage.

A conventional pipeline converter architecture is shown in Figure 2.1. Each stage in the pipeline serves two purposes: to provide q_i , the coarse resolution digital representation of the input voltage and to provide the next stage in the pipeline with r_i , the difference between the input voltage and analog form of q_i . This residual voltage, r_i , is passed on to the subsequent stages for quantization in an attempt to improve the digital representation of the input. All q_i 's are collected in the digital encoder block where they are combined properly to achieve a higher resolution representation of the input voltage X.

All stages are referenced to the same clock. Once Stage 1 produces q_1 and r_1 , the next stage is ready to process the residual of Stage 1 while Stage 1 is ready to quantize the next input sample. This continuous processing of samples by the subsequent stages is the concept of pipelining. The final higher resolution digital output of the pipeline converter is obtained once the last stage in the pipeline has quantized its given input sample. Because the subsequent stages need to wait for the previous stages to process the input sample, there is an inherent latency associated with the pipeline architecture.



Digital Output

Figure 2.1: Generic Pipeline ADC block diagram.

This latency increases with the number of additional stages. The inherent latency in the pipeline architecture is acceptable for many applications which require the high speed and low power consumption that the pipeline converter provides.

Figure 2.2 shows a block diagram of a typical stage in a pipeline. The analog input signal is sampled by the Sample and Hold (S/H) circuit. The sampled input is converted to the coarse resolution of the stage by the low-resolution flash ADC (sub-ADC). The sub-ADC output q_i is an integer value ranging from 0 to $2^{B_i} - 1$. Once the coarse digital representation of the input sample is obtained, the value is passed on to the low-resolution DAC (sub-DAC) to form the coarse analog representation of the same sample. This voltage is subtracted from the initial input sample giving the error voltage, e_i . The resulting error voltage, e_i , is scaled by the gain factor and passed as the residual, r_i , to the next stage. The gain factor is selected so the error voltage of the given stage is scaled to accommodate the acceptable input range of the next stage. For an ideal sub-ADC and sub-DAC, the gain factor can be set to $G_i = 2^{B_i}$, where B_i is the number of resolvable bits for the given stage. Selecting a gain factor as a power of two simplifies the logic of the digital encoder block.



Figure 2.2: Generic stage block diagram.

The number of stages in a pipelined converter varies as does the number of resolvable bits per stage. Low resolution stages are easier to build and they don't occupy too much real-estate in silicon. In theory, a 2 bits per stage architecture would require three comparators per stage, and a 4 bits per stage architecture would require 15 comparators per stage. The number of required pipeline stages is a function of the desired final ADC resolution and the implemented resolution per stage. Low resolution stages require more pipeline stages to obtain higher final ADC resolution and vice versa. The following sections discuss typical internal behavior of ideal pipeline converters and limitations which cause linearity degradation in their performance.

2.2 Ideal Pipeline Converter

A high resolution pipeline converter can be constructed using a pipeline of low resolution ADCs and interstage gain blocks. To see how low resolution ADCs can be pipelined to achieve higher resolution, consider an *M*-bit ADC that provides both a digital output and residual voltage. Figure 2.3 shows the *M*-bit ADC with the input voltage *X*, digital output *q* and residual voltage *e*. The input signal is assumed to range from $-V_{REF}$ to $+V_{REF}$, where V_{REF} represents the positive and negative input signal swing. The quantization interval for the *M*-bit ADC is $Q_M = 2V_{REF}/2^M$. The integer



Figure 2.3: An *M*-bit ADC.



Figure 2.4: An N-bit ADC connected to an M-bit ADC.

converter output q is an M-bit coarse digital representation of the input, ranging from 0 to $2^M - 1$. In order to get the residual error e from the M-bit converter, an estimate of the input voltage needs to be known. The average input voltage which could produce output q is given by $Q_M(q - (2^{M-1} - \frac{1}{2}))$. This value is substracted from X to form the error voltage e. Equation 2.1 shows the relationship between the input voltage X, digital output q, and residual error e.

$$X = \left(q - \left(2^{M-1} - \frac{1}{2}\right)\right) \left(\frac{2V_{REF}}{2^M}\right) + e, \text{ where } |X| < V_{REF}.$$
 (2.1)

In the ideal converter the error is bounded by $|e| \leq Q_M/2$, where Q_M is the quantization interval for a given stage. Multiple ADCs can be pipelined to achieve higher resolution. Figure 2.4 shows an N-bit converter connected to the output of the M-bit converter. The second ADC is used to improve the output by quantizing the error from the M-bit converter. The output of the M-bit converter is first passed through the ideal gain block to make sure the input signal into the next stage is within its allowable input signal range, $^+V_{REF}$. In the case of the ideal M-bit ADC, the residual error $|e_1|$, is less or equal to $Q_M/2$. Selecting an interstage gain of 2^M scales the error voltage so the input into the next stage, r_1 , is within the allowable input range. Equation 2.1 can be re-written for the N-bit converter,

$$r_1 = \left(q_2 - \left(2^{N-1} - \frac{1}{2}\right)\right) \left(\frac{2V_{REF}}{2^N}\right) + e_2, \text{ where } |e_2| \le \frac{Q_N}{2} = \frac{V_{REF}}{2^N}.$$
 (2.2)

Since $r_1 = 2^M e_1$, (2.2) may be written in terms of e_1 .

$$e_1 = \left(q_2 - \left(2^{N-1} - \frac{1}{2}\right)\right) \left(\frac{2V_{REF}}{2^{N+M}}\right) + \frac{e_2}{2^M}.$$
 (2.3)

By combining (2.3) and (2.1), an expression for the input X and the quantized outputs is obtained as

$$X = \left(q_1 2^N + q_2 - \left(2^{M+N-1} - \frac{1}{2}\right)\right) \left(\frac{2V_{REF}}{2^{M+N}}\right) + \frac{e_2}{2^M},$$
 (2.4)

where the error of the ideal (M + N)-bit converter is bounded by

$$\left|\frac{e_2}{2^M}\right| \le \frac{Q_{N+M}}{2} = \frac{V_{REF}}{2^{N+M}}.$$
 (2.5)

By combining two ADCs, the *N*-bit and *M*-bit converters, a higher resolution estimate for the input signal is obtained. This is due to the decrease in the overall quantization interval of the combined converters. The new quantization interval obtained from (2.4) is $Q_{N+M} = 2V_{REF}/2^{M+N}$. The digital representation of the input for the combined converters is given by $D = q_1 2^N + q_2$. The formation of the digital output is performed in the digital encoder block. Figure 2.5 shows (M + N)-bit ADC output formation. When implementing the gain as a power of two, the digital encoder block only needs to apply the appropriate binary shift to align the bits of each stage before carrying out binary addition. In the case of the *M*-bit and *N*-bit converters, the *M*-bit result must be multiplied by 2^N , corresponding to a binary shift of *N*-bits. In implementation, both the *N* and *M*-bit ADCs could themselves be constructed as pipeline converters with



Figure 2.5: An M + N bit ideal ADC.

different per stage resolutions. For example, M and N-bit converters could each be implemented using 1-bit per stage architecture. Figure 2.6 shows the appropriate bit alignment for the N-bit converter with 1-bit per stage architecture.

2.3 Design Considerations for Pipeline ADCs

In theory, with a given per stage resolution one can build an A/D converter of any resolution by cascading the appropriate number of pipelined stages. However, in practice, arbitrary resolution is not achievable due to component mismatches, noise and other factors. Current process technologies are capable of capacitor matching of up to $^+0.1\%$ [14], corresponding to 10 bits of converter resolution. Some limitations of current process technologies can be fixed by modifying a pipeline stage, while others require extra circuitry to measure errors introduced by a stage. The following sections discuss error sources which can be reduced by modifying a pipeline stage.

2.3.1 Sub-ADC Error

Component mismatch is one of the factors that cause errors of a pipeline stage to become larger than what is theoretically predicted. One example that causes pipeline stage errors to increase is the implementation of a threshold voltage for each comparator in a sub-ADC block. It is difficult to achieve exact threshold voltage levels and keep these levels constant for variable input conditions. Variability in threshold voltages



Figure 2.6: An N-bit ideal ADC with 1-bit per stage architecture.

introduce a comparator offset error. Figure 2.7 shows a residual error plot for a 1bit ideal pipeline stage and a non-ideal stage with comparator offset error. This error characteristic causes the residual of one stage to exceed the input range of the next stage.

There are two ways to relax the comparator offset requirements: increase the quantization resolution of the stage and keep the interstage gain as a power of two, or keep the same number of bits per stage but reduce the interstage gain. Figure 2.8(a) shows residual characteristics of a stage when an extra quantization interval is introduced. This topology is known as 1.5-bits per stage architecture. For this architecture there are three possible digital outputs per stage: 00, 01 and 10. Because the interstage gain remains unchanged, the digital encoder block to form the ADC output code does not change. Figure 2.8(b) shows 1-bit per stage architecture using a reduced gain less than two. Here the interstage gain is not an integer any more. This adds complexity to the digital encoder block design. Binary shift logic discussed in Section 2.2 cannot be used and new digital logic needs to be derived. Gain reduction generally requires additional stages so that the resolution of the converter is not compromised.



Figure 2.7: Residual error plot for 1-bit per stage ideal pipeline ADC (blue) and pipeline ADC with comparator offset errors (red).

Increasing the quantization resolution of the stage is a preferred choice of dealing with variations in threshold voltages of comparators. This solution adds extra comparators per stage, but it keeps the same number of stages and the digital encoder block is simple to implement. The above mentioned stage modifications correct only for comparator offset errors.

Other dominant errors, such as gain and sub-DAC errors, need to be looked at separately. These errors are discussed in more detail in Chapter 3. For resolution grater than 10 bits, some form of calibration technique needs to be implemented in order to linearize the converter. Calibration techniques considered in this thesis measure errors due to interstage gain and sub-DAC blocks. When implementing digital calibration, values used to form the ADC output code need to be modified. This requires alteration of the digital encoder block. If modification of the digital encoder is needed, then reducing the gain of the stage would be a better choice of dealing with the comparator offset errors. An example of a 14-bit ADC implementation using 1-bit per stage architecture and reduced interstage gain follows.



(a) Adding a quantization interval to 1-bit per stage architecture.



(b) Residual error plot of 1-bit per stage architecture with reduced gain.

Figure 2.8: Stage modifications of 1-bit per stage architecture pipeline ADC (blue) with allowable comparator offset errors (red).



Figure 2.9: 1-bit per stage architecture block diagram.

2.3.2 One Bit per Stage Example

Figure 2.9 shows a typical structure of a single stage using the 1-bit per stage architecture. Each stage in the pipeline consists of a sample and hold (S/H) block, 1-bit analog-to-digital converter (sub-ADC), 1-bit digital-to-analog converter (sub-DAC), analog subtractor and a gain block. The quantization interval for a single 1-bit stage is given by $Q = 2V_{REF}/2$ or just V_{REF} . The sub-ADC block for this particular topology requires one comparator with a zero volt threshold. There are two valid digital outputs of the sub-ADC block, 0 or 1. The corresponding sub-DAC outputs for these two digital values are $-V_{REF}/2$ and $+V_{REF}/2$. The sub-DAC outputs are subtracted from the input and multiplied by the appropriate gain G. Ideally the gain should scale the residual error, r_i , to $^+V_{REF}$, the input range of the subsequent stage. The input voltage X can be represented in terms of the error voltage, e, and sub-DAC outputs. Equation 2.6 shows the representation of X in terms of the first stage error voltage, e_1 , and sub-DAC output, q_1 .

$$X = e_1 + \left(q_1 - \frac{1}{2}\right) V_{REF} \tag{2.6}$$

The first stage residual voltage, r_1 , can be written in terms of the corresponding values from the next stage in the pipeline.

$$r_1 = G_1 e_1 = e_2 + \left(q_2 - \frac{1}{2}\right) V_{REF}$$
(2.7)

Solving (2.7) for e_1 and making a substitution in (2.6) gives the input voltage, X, and in terms of the quantized outputs of the first two pipeline stages.

$$X = \frac{e_2}{G_1} + \left(q_1 - \frac{1}{2}\right) V_{REF} + \left(q_2 - \frac{1}{2}\right) \frac{V_{REF}}{G_1}$$
(2.8)

The error voltage e_2 is, in turn, amplified and quantized by Stage 3, refining the representation of X.

$$X = \frac{e_2}{G_1} + \left(q_1 - \frac{1}{2}\right) V_{REF} + \left(q_2 - \frac{1}{2}\right) \frac{V_{REF}}{G_1} + \left(q_3 - \frac{1}{2}\right) \frac{V_{REF}}{G_1 G_2}$$
(2.9)

This process continuous throughout the remaining stages of the pipeline. For the N-stage converter the input voltage X is represented in terms of the quantized outputs of the N stages and the error voltage e_N . Equation 2.10 shows this relationship.

$$X = \frac{e_N}{G_1 G_2 G_3 \dots G_{N-1}} + \left(q_1 - \frac{1}{2}\right) V_{REF} + \left(q_2 - \frac{1}{2}\right) \frac{V_{REF}}{G_1} + \left(q_3 - \frac{1}{2}\right) \frac{V_{REF}}{G_1 G_2}$$
$$\dots + \left(q_{N-1} - \frac{1}{2}\right) \frac{V_{REF}}{G_1 G_2 G_3 \dots G_{N-2}} + \left(q_N - \frac{1}{2}\right) \frac{V_{REF}}{G_1 G_2 G_3 \dots G_{N-1}}$$
(2.10)

Equation 2.10 contains all required terms to form the digital output code for this N-stage converter. The digital output is given by:

$$D = q_1 (G_1 G_2 G_3 \dots G_{N-1}) + q_2 (G_2 G_3 G_4 \dots G_{N-1}) + q_3 (G_3 G_4 G_5 \dots G_{N-1}) + \dots q_{N-2} (G_{N-2} G_{N-1}) + q_{N-1} G_{N-1} + q_N$$
(2.11)

From (2.11) it can be seen that if gains other than two are used, the digital encoder to form the digital output becomes more difficult to implement. Often, pipeline ADCs are designed using identical stages. If the above mentioned *N*-stage converter was designed

using N identical stages the digital output can be re-written as:

$$D = q_1 G^{N-1} + q_2 G^{N-2} + q_3 G^{N-3} + \dots + q_{N-2} G^2 + q_{N-1} G + q_N$$
(2.12)

The digital output is correct as long as there is no gain error in the pipeline.

Extra stages are required when implementing gains less than two. Equation 2.12 can be used to determine the relationship between the implemented value of G and the number of required stages. For example, to obtain a converter with a 14-bit resolution, we set $D = 2^{14} - 1$ for all $q_i = 1$. Using N = 16 stages gives a value of G = 1.81, small enough to ensure that residual voltages will not saturate subsequent stages.

If the interstage gain is less than two, the full scale voltage (V_{FS}) of the pipeline is no longer ${}^+_-V_{REF}$. The full scale voltage for a converter with an arbitrary gain can be derived by solving for the input voltage V_{FS} which produces residual voltage V_{FS} at each stage of the pipeline. The following relationship between the interstage gain, G, and full scale voltage, V_{FS} , is derived:

$$G(V_{FS} - V_{DAC}) = V_{FS}, \text{ where } V_{DAC} = \frac{V_{REF}}{2}.$$

$$V_{FS} = \frac{G}{G-1} \left(\frac{V_{REF}}{2}\right)$$
(2.13)

This corresponds to a quantization interval $Q = 2V_{FS}/2^n$, where *n* is the number of bits.

Reducing an interstage gain allows for variations in threshold voltages of the sub-ADC comparators. Figure 2.10 shows the residual error characteristics for the 1-bit per stage architecture and allowed threshold voltage change (ΔV_{ADC}) before the full scale range of the next stage is reached. The allowed variations in a threshold voltage of a sub-ADC comparator for a converter with the arbitrary gain is given by:

$$\Delta V_{ADC} = -\frac{+}{2} \frac{V_{REF}}{2} \left(\frac{1}{G-1} - 1 \right)$$
(2.14)



Figure 2.10: Residual error characteristics and allowed threshold voltage variations.

For the 14-bit example introduced above, the gain of 1.81 is used and V_{REF} is set to 1V. The full scale range of the converter is $V_{FS} = 1.12$ V. This accommodates $^+_0.12$ V variations in the threshold voltage of the sub-ADC comparator. However, reducing the gain does not correct for errors introduced by the sub-DAC and gain blocks. For these errors, some form of calibration technique is required.

CHAPTER 3

Pipeline A/D Converter Calibration Techniques

Chapter 2 discussed operation of an ideal pipeline converter and design methods used to obtain more ideal converter characteristics in the presence of comparator threshold errors. This chapter will discuss other error mechanisms that can be present in a pipeline converter and cannot be corrected without applying some form of calibration technique. Different calibration techniques have been found to be suitable for pipeline ADCs [2, 4, 8, 9, 10]. The approaches will be discussed and an example of a digital calibration technique using the 1- bit per stage pipeline architecture will be implemented and simulated. A novel real-time digital calibration technique will also be introduced.

3.1 Dominant Errors in Pipeline ADCs

Sub-ADC error caused by the comparator offset was discussed in Section 2.3. In Section 2.3, Figure 2.7 shows the effect of the comparator offset error on a single 1-bit pipeline stage. The plot is repeated in Figure 3.1, which presents the effects of several types of pipeline stage errors. Even though comparator offsets add to the nonlinearity of the ADC, this error is easy to deal with. Making modifications to a pipeline stage, such as reducing gain or introducing extra bits per stage will relax the comparator offset requirements. Both of these approaches were were discussed in Section 2.3. However, there are error mechanisms present in a pipeline converter which cannot be solved by implementing stage modifications alone. Rather, new techniques need to be derived to address these errors. Dominant errors in the pipeline ADC architecture include sub-DAC and interstage gain error. The following paragraphs discuss these two types of errors.



(c) capacitor mismatch (gain error)

Figure 3.1: Residual error plots for 1-bit per stage ideal pipeline ADC (blue) and pipeline ADC with errors (red).

3.1.1 Sub-DAC Error

The role of the sub-DAC block is to provide an estimate of the input signal voltage to the next stage. For a 1-bit per stage architecture the desired sub-DAC output is $(q - \frac{1}{2})V_{REF}$, where q is the digital decision level obtained by sub-ADC and V_{REF} is the sub-DAC reference voltage. Figure 3.1(b) shows the effect of the sub-DAC error on the stage compared to the ideal transfer characteristics of the stage. Unlike comparator offset errors (Figure 3.1(a)), errors in the sub-DAC output change the voltage passed to subsequent stages, and ultimately distort the ADC output. If Δ_{DAC1} , Δ_{DAC2} and Δ_{DAC3} represent sub-DAC errors in the first three stages of the N-stage converter discussed in Section 2.3.2, then (2.9) can be re-written as

$$X = \frac{e_3}{G_1 G_2} + \left(q_1 - \frac{1}{2}\right) V_{REF} + \left(q_2 - \frac{1}{2}\right) \frac{V_{REF}}{G_1} + \left(q_3 - \frac{1}{2}\right) \frac{V_{REF}}{G_1 G_2} + \frac{\Delta_{DAC1}}{G_1} + \frac{\Delta_{DAC2}}{G_1} + \frac{\Delta_{DAC3}}{G_1 G_2}$$
(3.1)

From (3.1) it can be seen that the sub-DAC error associated with a stage scales down by the total gain factor of all previous stages. Stages near the pipeline front end are especially critical, and tend to dominate these error contributions.

Many modern pipeline converters are implemented using switched capacitor circuits [13]. This technology is suitable for high-speed, low power and monolithic CMOS implementations of pipeline ADCs. Figure 3.2 shows a building block of the 1-bit per stage pipeline architecture. For CMOS implementations, the S/H, sub-DAC and gain stage block are implemented together in what is known as a switched capacitor multiplying digital-to-analog converter (MDAC). The function of the MDAC is to find the difference between the input signal, X, and its estimate, and then apply a gain, G_i , to it. Figure 3.3 shows a typical implementation of the MDAC block for 1-bit per stage architecture. It consists of an op-amp and an array of switched capacitors controlled by two non-overlapping clocks ϕ_1 and ϕ_2 . The sub-DAC is implemented using analog



Figure 3.2: 1-bit per stage architecture block diagram.

switches which select the desired DAC output voltages. Variations in the sub-DAC output voltage may be caused by inaccuracies in the generation of $^+_-V_{REF}$, by non-ideal switch characteristics, or by charge injection from the switch control signals.

Charge injection is a common cause of sub-DAC error and is common in switched capacitor circuit implementations. When an MOS transistor is used as a switch to dictate the charge transfer, changing the control voltage on the transistor gate forces charge stored in the channel of the transistor to the drain and source. This results in an error voltage, Δ_{DAC} . Additional information on charge injection in analog MOS switches can be found in [15, 16, 17]. The charge injection effects can be reduced by implementing bottom plate sampling design techniques [13].

3.1.2 Gain Error

The gain block is responsible for scaling the residual error of the stage to the allowable input range of the next stage. Changes in gain alter the input into the next stage, and ultimately degrade the pipeline converter accuracy. Figure 3.1(c) shows the gain error effect on the stage compared to the ideal transfer characteristics of the stage by changing the slope of the residual curve.

Figure 3.3 shows switched capacitor implementation of the MDAC for 1-bit per stage architecture. As mentioned before, the MDAC combines S/H, sub-DAC and gain



Figure 3.3: Switched capacitor implementation of the MDAC for 1-bit per stage architecture.

blocks together. Non-overlapping clocks, ϕ_1 and ϕ_2 , control the switches of the MDAC. During ϕ_1 , the input voltage is sampled onto two capacitors, C_1 and C_2 . During ϕ_2 , C_2 is connected to the amplifier through the feedback loop and C_1 is sampling one of the sub-DAC outputs, q or \overline{q} . The output of the MDAC can be written as follows

$$V_{out} = \left(1 + \frac{C_1}{C_2}\right) V_{in} - \frac{C_1}{C_2} V_{DAC},$$
(3.2)

where V_{DAC} can be either $+V_{DAC}$ or $-V_{DAC}$, depending on the sub-ADC output q. From (3.2) it can be seen that the two capacitors in the MDAC block determine the value of gain. If there is a mismatch in one of the capacitor values, $C_1 + \Delta C_1$ instead of C_1 , the gain would be altered in the following manner,

$$V_{out} = \left(1 + \frac{C_1}{C_2} + \frac{\Delta C_1}{C_2}\right) V_{in} - \left(\frac{C_1}{C_2} + \frac{\Delta C_1}{C_2}\right) V_{DAC}.$$
 (3.3)

If a gain of 2 is desired, the two capacitors, C_1 and C_2 , need to be perfectly matched. Equation 2.11 shows dependency of the ADC output on gains. When designing the digital encoder block, gains are known in advance and their digital representations are implemented in hardware to be used during normal converter operation. When there is a gain error in a pipeline converter, the ADC output is greatly affected because the digital encoder assumes the nominal gain. For accurate representation of any gain value, excellent capacitor matching is required. In current process technologies, capacitor matching of $\pm 0.1\%$ is achievable [14]. This process limitation limits the achievable resolution of pipeline ADCs to roughly 10 bits. For higher resolution some form of calibration needs to be employed. Calibration techniques may be either digital or analog. The following sections discuss these calibration approaches.

3.2 Analog Calibration Schemes

Analog calibration schemes use analog signal path and extra analog circuitry to apply corrections to the stage being calibrated [3, 6, 7, 8]. The idea behind the analog calibration is to look at dominant stage errors and adjust required voltages and gains back to their nominal values. These techniques adjust the threshold voltage of the sub-ADC, reference voltage of the sub-DAC and capacitor values of the gain block while the digital encoder block remains unchanged.

Lin *et al.* [7] have used the digital output to correct for the gain errors of the converter by adjusting values of the sampling capacitors in the MDAC. This was accomplished by attaching small trim capacitors to the sampling capacitor. Through iteration the best capacitor configuration is found. To obtain a fine step size of trim capacitors a capacitor divider array was implemented. The technique is complicated by the fact that trim capacitors are sensitive to parasitic capacitances. To get the optimal trim capacitor, all capacitances, including parasitics, need to be included in calculation of the final capacitance. This calibration technique takes place during the power up of the converter or any time the converter is idle. If the converter is to be re-calibrated, its normal operation needs to be suspended. Any environmental changes, or changes in power supply voltage can affect the performance of the converter and will not accounted for with this calibration process.

A continuous calibration time technique in the analog domain has been reported in the literature [3, 8]. Ingino *et al.* [3] employed an additional pipeline stage which replaces the pipeline stage being calibrated. This way the normal operation of the converter is not interrupted. The calibration technique uses the analog signal path to adjust each stage's reference voltage and comparator threshold voltage to meet the input range requirement of subsequent stages. The adjustments are determined using a successive approximation algorithm. Ming *et al.* [8] proposed a statistically based background calibration scheme where sub-DAC reference voltages are being adjusted to correct for the interstage gain error. During normal operation of the converter, the calibration signal is added to the input and both are processed simultaneously. Adding two signals together may cause saturation of the subsequent stage. To avoid this, special considerations need to be given to the design of the sub-ADC comparators. The allowable comparator offset error is governed by the size of the calibration signal added to the input.

Analog calibration techniques are favorable because the overall power consumption of the converter stays low and the digital error correction block is not affected by the calibration process. However, as mentioned before, most of today's pipeline ADCs are designed using switched capacitor circuits. With scaled technologies, analog switch capacitor components are getting more difficult to design. This is due to the increase in sub-threshold and gate leakage currents and reduced power supply voltage [13]. Sampling capacitors of the MDAC depend on accurately holding the signal value, e, to within |e| < Q/2, where Q is the quantization interval of the stage, if the residual is to be within the input range of the next stage. In this case, the subsequent stages will be able to correct the error. Any leakage currents will introduce a voltage error which translates to sub-DAC and gain errors. An alternative selection which is more suitable for scaled technologies is a calibration scheme that is fully digital. Digital circuits adjust readily to scaled process technologies and occupy less area [18, 19].

3.3 Digital Calibration Schemes

Digital calibration schemes measure the error contributions of the stage in the digital domain. The measured gain and reference voltage deviations are not adjusted back to their nominal values. Instead, these new values are used to form the ADC output code [4, 5, 12, 20]. Equation 2.10 shows the dependency of the ADC output on the sub-DAC reference voltages and interstage gains. The accuracy of the calibration depends on how well the errors are measured in the digital domain. To digitally correct the ADC output code, modifications need to be made to the digital encoder block. To accomplish this only extra digital circuitry is required.

Lee and Song [5] measured dislocation of the digital output code from the ideal transfer curve. The digital amounts of dislocation, defined as code errors, are measured during the calibration cycle and stored in memory. Later on, during the normal operation of the converter, these code errors are recalled and substracted digitally from the uncalibrated digital outputs of the converter. Karanicolas *et al.* [4] looked at the residue characteristics of the stage at the comparator threshold input voltage. Each segment of the residue plot corresponds to different digital output of the stage. For the same input voltage the residual of a given stage can come from either line segment. The idea behind the calibration algorithm, derived by Karanicolas *et al.* [4], was to make sure that for the same input voltage the digital output remains unchanged regardless of which segment was chosen by the comparator of a given stage. This calibration technique corrects for capacitor mismatch, charge injection, comparator offset and finite op-amp gain.

Calibration techniques mentioned above rely on fully digital implementations. However, both schemes fall into the foreground calibration category. They are conducted on the power up of the converter and if re-calibration is required the normal operation of the converter needs to be interrupted.

Continuous digital calibration schemes have been reported in the literature [12, 20, 21]. Shu *et al.* [12] measured DAC errors in the background using a real-time

oversampling calibrator which was implemented using an oversampling delta-sigma converter. This calibration technique does not account for gain errors resulting from the capacitor mismatch. Another continuous digital calibration technique was employed by Moon *et al.* [20]. The proposed technique is based on the concept of skipping a conversion cycle randomly to free a clock cycle for calibration purposes. The skipped sample is filled in later using nonlinear interpolation. Because of the finite resolution of the data samples on which the nonlinear interpolation is applied, the interpolated value suffers from uncertainty which affects the final resolution of the converter. Wang *et al.* [21] implemented continuous digital calibration by employing a reference ADC, itself calibrated, to help calibrate a pipeline ADC. As a reference ADC they used an algorithmic ADC. This digital calibration technique requires an extra analog-to-digital converter which, with scaled technologies, is hard to implement and calibrate.

All the continuous digital calibration schemes discussed above have limitations. They do not correct for all errors of a pipeline stage [12]. Accurate interpolation of skipped samples is difficult and results in distortion of the ADC output sequence [20]. Implementation of an extra data converter, itself calibrated is also problematic [21]. The following sections will demonstrate details of the digital calibration algorithm developed by Karanicolas *et al.* [4] and show needed adaptations for it to work in a continuous calibration mode.

3.4 Digital Calibration Example: 1-bit per stage

This section describes an off-line digital calibration scheme developed by Karanicolas *et al*.. Simulation results of the calibration algorithm are presented and discussed. This technique forms the basis for the continuous calibration approach developed in this thesis.

3.4.1 Off-line Calibration

Karanicolas *et al.* [4] showed the implementation of a digital self-calibration scheme for 1-bit per stage pipeline ADCs. Calibration is performed during the converter power-up. The idea behind the calibration technique was to measure the residual error characteristics of a pipeline stage at the comparator threshold voltage input.

Figure 3.4 illustrates the calibration process for a single stage of the ADC. The illustrated case is based on the implementation of a 14-bit ADC with 16 identical stages, interstage gains less than two, and 1-bit per stage topology. Gains less than two are chosen for all 16 stages so the output of each stage does not saturate the remaining stages. Calibration begins with the least significant stages (the end of the pipeline) and progresses toward the most significant stages. For example, to calibrate stage 7, we must assume that stages 8-16 have already been calibrated, or have been fabricated to sufficient accuracy that calibration is not needed. Figure 3.4(a) shows the off-line digital calibration applied to the seventh stage of a 16-stage architecture. Figure 3.4(b) shows residual characteristics for the stage being calibrated. Following calibration of the seventh stage, the process continues with the sixth stage, and so on until the first stage is reached and the calibration of the converter is complete.

In Chapter 2, the equation for the digital output of the converter was derived. For the N-stage converter the digital output had the following form:

$$D = q_1 (G_1 G_2 G_3 \dots G_{N-1}) + q_2 (G_2 G_3 G_4 \dots G_{N-1}) + q_3 (G_3 G_4 G_5 \dots G_{N-1})$$

+ ... q_{N-2} (G_{N-2} G_{N-1}) + q_{N-1} G_{N-1} + q_N (3.4)

Each stage output bit is given a weight indicated by the gain products given in parenthesis. Most pipeline ADCs use 'nominal' design gains to construct the digital output. This approach is correct only if the converter is free of any gain or sub-DAC errors. If the implemented gain is different from the design value, or if sub-DAC errors exist, there


(a) Off-line digital calibration applied to the seventh stage.



(b) Residual error plot of 1-bit per stage architecture with errors.



will be error in the ADC output. Making these weights programmable is the idea behind most of the digital calibration techniques. This is the case for the calibration algorithm derived by Karanicolas *et al.*, where the correction terms ω_i are programmable and are updated each time a stage is being calibrated. The converter output equation 3.4 can be re-written in terms of these weights,

$$D = \sum_{i=1}^{N} q_i \omega_i, \tag{3.5}$$

where q_i is the output bit for stage *i* and *N* is the number of stages used.

Pipeline error characteristics often show discontinuities associated with the change in the output of the sub-ADC comparators. The residual error shown in Figure 3.4(b) consists of two segments (for q=0 and q=1) and the transition between the segments is determined by the comparator threshold. The goal of digital calibration is to make sure that for the same input voltage, the digital ADC output remains unchanged regardless of which segment is selected by the sub-ADC comparator of the stage. To assure this consistency, the converter output is examined for a stage input set to zero volts, where the stage is forced to operate on each of the segments. Setting $q_7=0$ with $V_{in}=0$, forces Stage 7 to operate on the left segment, producing output residual voltage S_1 . S_1 is quantized by the remaining pipeline stages (stages 8, 9, 10,..., 16), producing digital output D_{S_1} . When Stage 7 is added to the pipeline, the resulting digital output is given by

$$q_7\omega_7 + D_{S_1} = D_{S_1} \tag{3.6}$$

Setting $q_7=1$ ($V_{in}=0$) forces Stage 7 to operate on the right segment, producing residual voltage S_2 . S_2 is quantized by the remaining pipeline stages to give a digital output D_{S_2} . The pipeline output in this case is

$$q_7\omega_7 + D_{S_2} = \omega_7 + D_{S_2} \tag{3.7}$$

For a consistent digital output, ω_7 should be selected so (3.6) and (3.7) agree. Setting (3.6) and (3.7) equal to each other gives the expression for ω_7 .

$$\omega_7 = D_{S_1} - D_{S_2} \tag{3.8}$$

The residual voltage terms S_1 and S_2 for a single stage are identified in Figure 3.4(b). Once the digital representations D_{S_1} and D_{S_2} for the residual voltages S_1 and S_2 are found, the correction term ω_i can be obtained. The correction term ω_i is fed back to the digital encoder and calibration logic block. This value is a weight associated with the bit of the stage being calibrated and it carries the information about the interstage gain and sub-DAC errors.

The digital calibration scheme discussed above requires two constants per stage, D_{S_1} and D_{S_2} . The difference between these constants, ω_i , needs to be stored in memory to be used during the normal operation of the converter. The technique can be extended to work on multi-bit per stage architectures. Longer calibration times would be required for multiple calibration terms to be calculated and stored in memory. For every calibrated stage, each comparator threshold requires an additional ω_i term. Figure 3.5 shows a residual plot for 1.5-bits per stage pipeline architecture. There are two different comparator threshold voltages and therefore, four measurements (D_{S_1} , D_{S_2} , D_{S_3} and D_{S_4}) are required to calibrate a stage. This requires two subtractions and two correction terms ω_i per stage.

3.4.2 Simulation Results

A 14-bit ADC using 1-bit per stage architecture and digital self-calibration algorithm discussed previously is simulated in MATLAB. Sixteen identical stages are implemented to account for a reduced interstage gain and still maintain 14 bits of resolution. The gain,



Figure 3.5: Residual plot for 1.5-bits per stage pipeline architecture.

threshold and sub-DAC reference voltages of each stage can be controlled independently. This enables error mechanisms to be introduced in the pipeline and their effects monitored in a converter output. Gains of a stage are reduced enough so the residual is contained within the reference boundary of the next stage. This gain reduction takes care of the comparator offset errors. Nominal gain for all 16 stages was set to 1.81 (Section 2.3). The input range (V_{FS}) for this converter was set to $^+_{1.12}$ V, giving an ideal quantization interval of $Q = \frac{2(1.12)}{2^{14}} = 0.137$ mV. The reference voltage for the converter was set to $V_{REF} = 1$ V.

Figure 3.6 shows the output spectrum of an ideal simulated 14-bit converter. In all 16 stages, values for gain, threshold and sub-DAC reference voltages were kept ideal. The sampling rate was set to 51.2 MHz with the sinusoidal input signal at 1 MHz. The signal amplitude was at -1 dBFS (994 mV) and additive white Gaussian dither with variance $1.3(Q^2/12)$ was added to the input signal.



Figure 3.6: Simulated 14-bit pipeline (ideal) ADC with $F_{in} = 1$ MHz.

The digital self-calibration algorithm derived by Karanicolas *et al.* [4] is implemented only on the first seven stages of the simulated pipeline ADC. Stages 8 though 16 are assumed to be adequate for measuring the error for Stage 7 without the need for calibration. These nine stages must be capable of measuring the Stage 7 residual voltage with an accuracy of 8 bits, well within the technology limitations of current pipeline converters [14]. Pipeline converter performance is typically determined by the errors introduced in the first few stages.

Figure 3.7 shows the simulated residual error characteristics for the ideal, calibrated and uncalibrated 14-bit converter. All stages are kept ideal, with the only noise contribution coming from the additive white Gaussian dither signal. Calibration is implemented in the foreground and obtained values are then used to form the ADC output code during the normal converter operation. The sampling rate was set to 51.2 MHz with the input signal at 150 KHz and amplitude at -1 dBFS. The residual error is found by removing the DC value and fundamental component of the input signal from the output sample sequence. This error determines signal to noise distortion ratio (SNDR) and therefore, the effective number of bits (ENOB) for the converter. The residual error for the uncalibrated ideal converter is within ± 1.5 LSBs and for the calibrated ideal converter this range is $^{+2}$ LSBs. The small discrepancy in the residual error range for uncalibrated and calibrated ideal converter is caused by the accuracy with which the measurement of the correction terms, ω_i , required for the digital calibration can be conducted. Even with the small difference in the residual error range, the calibrated converter virtually achieves the resolution of the ideal (uncalibrated) converter. In reality, a converter with the ideal stages does not exist. Using calibrated values to form the output code of the converter generally gives more accuracy than using the nominal converter values.

Dominant errors for pipeline ADCs include sub-DAC and gain errors. Both of these errors depend on the accuracy of the capacitor matching and charge injection



Figure 3.7: Calibrated vs. uncalibrated residual error for a simulated pipeline (ideal) ADC.

effects. To demonstrate performance of the digital self-calibration algorithm, errors were introduced in gain, threshold and reference voltages of the first seven stages. Gain and reference voltage error contributions were based on the capacitor matching capabilities in current CMOS process technologies [14]. Capacitor matching error between 0.1- 0.5% was simulated. For threshold voltage variations, error of up to 10% of V_{FS} was simulated. This is the maximum error allowed for the chosen gain. Table 3.1 lists parameters and errors associated with them for the first seven stages used in the simulation. Ideal values are also shown. The definition of these parameters for a given stage is illustrated in Figure 3.8. Sub-DAC error is controlled by the reference voltage locations, V_{DAC_1} and V_{DAC_2} , and sub-ADC error is controlled by the threshold voltage location, V_{ADC} .

Figures 3.9 and 3.10 show the output spectrum of the simulated 14-bit pipeline ADC with and without calibration applied. Errors from Table 3.1 were introduced at different pipeline locations to show their impact on the converter output and effectiveness of the calibration algorithm. The sampling rate was set to 51.2 MHz. The test signal was set to 1 MHz with the amplitude at -1 dBFS. The input range of the converter was $^+_{-}1.12$ V. Plots provide a visual representation of how much distortion is introduced by the first three stages compared when all seven stages are error contributors.

Simulation results confirm that the dominant errors are those introduced at the front end of the pipeline. The first few stages of the pipeline determine the final converter resolution. Calibrating the first seven stages is adequate to correct for the dominant error sources of the pipeline converter and obtain a full converter resolution. The simulations also demonstrate that the digital self-calibration algorithm derived by Karanicolas *et al.* [4] is successful in correcting for the errors introduced at any location of the pipeline. Once the errors were introduced into the pipeline, the uncalibrated converter resolution dropped to 10 effective bits, while the calibrated converter maintained 13 effective bits of resolution.

	V_{DAC_1}	V_{DAC_2}	V_{ADC}	Gain
Ideal	-0.5000	0.5000	0.00	1.810
stage-1	-0.5005	0.5015	0.02	1.804
stage-2	-0.4975	0.5005	-0.04	1.819
stage-3	-0.4985	0.5025	0.05	1.812
stage-4	-0.5025	0.4995	-0.09	1.808
stage-5	-0.5010	0.4975	0.10	1.801
stage-6	-0.4995	0.4985	-0.05	1.806
stage-7	-0.5015	0.5010	0.03	1.817

Table 3.1: Parameters for simulated 14-bit Pipeline ADC (units in volts).



Figure 3.8: Locations of parameters for simulated ADC.



(a) Output spectrum with errors in first stage only.



(b) Output spectrum with errors in first and second stage only.

Figure 3.9: Simulated ADC output spectrum with (red) and without (blue) digital self-calibration applied.



(a) Output spectrum with errors in first, second and third stage only.



(b) Output spectrum with errors in first seven stages only.

Figure 3.10: Simulated ADC output spectrum with (red) and without (blue) digital self-calibration applied *cont*.

Chapter 4 describes a novel real-time digital calibration technique implemented in Verilog HDL. The calibration technique is based on the algorithm derived in [4]. A lower test frequency facilitates the comparison between Verilog HDL and MATLAB simulations. Gain, sub-DAC and sub-ADC block errors are static errors. They do not depend on the dynamic nature of the input signal because these errors occur after the sample is captured by the S/H block. While a change in test frequency will affect distortion introduced by S/H block, it will not affect performance of the calibration algorithm introduced here.

Figures 3.11, 3.12, 3.13, and 3.14 show residual error characteristics for the simulated 14-bit calibrated and uncalibrated ADC. Again, the sampling frequency of 51.2 MHz was used. The sinusoidal test signal was reduced to 150 KHz with the amplitude at -1 dBFS. This frequency corresponds to three sine wave cycles in a block of 1024 ADC output samples. Errors, tabulated in Table 3.1, are introduced at different stages of the converter. Figures 3.11(a) and 3.11(b) show the residual error characteristics when errors are introduced only in a first stage of the pipeline. Degradation of the converter's performance due to the first stage errors is the same as degradation observed in the output spectrum plot of Figure 3.9(a). This shows independence of gain, sub-DAC and sub-ADC errors on the input frequency. Also, Figures 3.11, 3.12, 3.13, and 3.14 show that when calibration is implemented, the residual error stays within $\frac{+}{2}$ LSBs. This shows the advantage of having a digital calibration algorithm as a regular addition to a pipeline ADC design.

3.5 Real-Time Digital Calibration Scheme Development

The foreground digital calibration algorithm developed by Karanicolas *et at.* [4] can be extended to work in real-time and this novel digital calibration approach is discussed here.



(a) Residual error vs. the output code with first stage error contributions.



(b) Residual error characteristics with first stage error contributions.

Figure 3.11: Simulated ADC residual error characteristics with (red) and without (blue) digital self-calibration applied. Errors introduced in a first stage.



(a) Residual error vs. the output code with error contributions from the first two stages.



(b) Residual error characteristics with error contributions from the first two stages.

Figure 3.12: Simulated ADC residual error characteristics with (red) and without (blue) digital self-calibration applied. Errors introduced in a first two stages.



(a) Residual error vs. the output code with error contributions from the first three stages.



(b) Residual error characteristics with error contributions from the first three stages.

Figure 3.13: Simulated ADC residual error characteristics with (red) and without (blue) digital self-calibration applied. Errors introduced in a first three stages.



(a) Residual error vs. the output code with error contributions from the first seven stages.



(b) Residual error characteristics with error error contributions from the first seven stages.

Figure 3.14: Simulated ADC residual error characteristics with (red) and without (blue) digital self-calibration applied. Errors introduced in a first seven stages.



Figure 3.15: Example of a two-phase, non-overlapping clock signal used in pipeline ADC architecture.

The algorithm derived by Karanicolas *et al.* [4] is attractive because no multiplication is required to obtain calibration values. The algorithm corrects for major static errors of a pipeline ADC. These errors include all errors illustrated in Figure 3.1: comparator offset, charge injection and capacitor mismatch errors.

Pipeline architecture ADCs rely on a two-phase, non-overlapping clock signal. Figure 3.15 shows an example of a non-overlapping clock signal. All the odd stages in a pipeline sample during phase ϕ_1 and present the valid residue output to the next stage during ϕ_2 . All the even stages work on the opposite clock phase. This allows for all stages in the pipeline to operate concurrently. A novel real-time digital calibration based on the algorithm derived by Karanicolas *et al.* [4] was realized using two extra stages located at the end of the pipeline. These two extra stages are active only during calibration. As seen in Sections 3.1 and 3.4, the error contribution from the first few pipeline stages dominate the final converter performance. Therefore, adding an extra two stages at the end of the pipeline will not degrade performance of the converter. Two extra stages at the end of the pipeline allow for a calibration sample to be introduced in the pipeline and still maintain the normal operation of the converter. Table 3.2 shows propagation of samples through the pipeline during the calibration process. Table 3.2 additional stages for calibration (total of 18 pipeline stages), and gains less than two. Numbers 1 through 18 indicate pipeline stages. Two-phase, non-overlapping clocks are indicated by ϕ_1 and ϕ_2 . Values -1, 0, 1, 2, ..., correspond to sample number being acquired by a given stage, and D_{-1} , D_0 , D_1 , D_2 , ..., correspond to digital representation of the sample produced at the output of a given stage. For example, sample number 4 is processed by Stage 1 on a phase ϕ_1 and its digital representation as well as a residual is available on ϕ_2 . At this time, Stage 2 is ready to acquire this residual voltage. Stage 2 produced its coarse digital representation on the following ϕ_1 . This goes on until all 16 stages in a pipeline have coarse digital representation of sample number 4 available for the digital encoder and calibration logic block where the corresponding digital value for the sample is obtained.

After the inherent pipeline delay, digital outputs become available on every ϕ_1 . This is considered a normal converter operation and it must be preserved during the calibration process. When calibrating a stage using the digital calibration algorithm derived in [4], the stage being calibrated needs to be taken off line which in turn will interrupt normal operation of the converter. To avoid this, two extra stages are added at the end of the pipeline. This allows one conversion cycle to be freed for calibration purposes and at the same time maintain normal converter operation.

When calibrating, all samples at the various stages of the pipeline are shifted by two stages down in the pipeline. The two extra stages at the end of the pipeline make sure the converter maintains a full 14-bit output during the calibration cycle. Table 3.2 shows the calibration of Stage 5. An artificial sample is introduced at the beginning of the pipeline denoted "T". At the same moment, sample number 3 is shifted as an input into Stage 3. This means that Stage 3 for this instant acts as a first stage of the pipeline and last stage for this sample will be Stage 18. Sample number 2, which should be at the calibration moment occupying Stage 3, is now shifted two stages down to the next free odd stage, Stage 5. Sample number 1, which should be occupying Stage 5 is shifted

															*		· · · · · · · · · · · · · · · · · · ·		
18	17	16	15	14	13	12	=	10	9	8	T	6	υ	4	З	2	-	Stage	
													<u></u>	D_{-1}	0	D_0	H	ϕ_1	
												<u>'</u>	D_{-1}	0	D_0	<u>н</u>	D_1	ϕ_2	
											<u></u>	D_{-1}	0	D_0	<u>⊢</u>	D_1	2	ϕ_1	-
										<u>'</u>	D_{-1}	0	D_0	⊢	D_1	2	D_2	ϕ_2	-
							<u>'</u>		0	D_{-1}	1	D_0	2	D_1	3	D_2	Т	ϕ_1	-
						<u></u>	D_{-1}	0	D_0		D_1	2	D_2	ω	D_3	Т	D_T	ϕ_2	-
					<u></u>	D_{-1}	0	D_0	<u> </u>	D_1	2	D_2	లు	D_3	Т	D_T	4	ϕ_1	-
				<u>'</u>	D_{-}	0	D_0	<u> </u>	D_1	2	D_2	ω	D_3	Т	D_T	4	D_4	ϕ_2	
			<u>'</u>	D_{-}	0	D_0		D_1	2	D_2	ω	D_3	C_{5}	D_T	4	D_4	J	ϕ_1	-
		<u> </u>	D_{-}	1 0	D_0		D_1	2	D_2	ω	$D_{\rm s}$	G.	D_C	4	D_4	ر م	D	ϕ_2	-
	<u> </u>	D_	1 0	D_0	1	D_1	2	D_2	ω 	D	Ω Ω	D_{c}	5 4		<u>-</u> ح	$D_{\rm T}$:	ϕ_1	Incre
<u> </u>	D_{-}	0	D_0	1	D	2	D	 	D	с С	D_{c}	5 4	D,	۳ ر	$D_{\rm I}$:		ϕ_2	asing t
<i>D</i> -	-1 0	D	1	D	2	D	∾ ω	D	° C	$5 D_{c}$	5 4	D	_⊥ γ	D	:			ie De	time -
-1	D	0	D	1	D	N (1)		» С	$_{5}$ D_{0}	5 4	D	4 د م	D	ज :	•			φ 1	↓
					8		ω ⁻	5 D	05 -		4		υ	•				2	-
		γ_1	2 L	\mathcal{O}_2	8 L) ₃	5 D	C5	1 1) ₄	5 L		:					91 9	-
	\mathcal{O}_1	2 1	\mathcal{D}_2	3 1	$\frac{0}{3}$	\sum_{5}^{2} L	C ₅	4 1	\mathcal{O}_4	5 1	5	:						2	-
9 ₁	2	O_2	ల	9 ₃₀	\mathcal{C}_5 L) _{C5}	4	0 ₄	S	05	:							p_1	-
N	D_2	ယ	D_3	C_5 1	O_{C5}	4	D_4	رم ا	D_5	:								ϕ_2	-
D_2	ယ	D_3	G.	O_{C5}	4	D_4	S	D_5	:									ϕ_1	-
~	D_3	C_{5}	D_{C5}	4	D_4	S	D_5	:										ϕ_2	-
D_3		D_{C5}	4	D_4	ν	D_5	:											ϕ_1	_
		4	D_4	S	D_5	:												ϕ_2	
		D_4	S	D_5	:													ϕ_1	
		S	D_5	:														ϕ_2	
		D_5																ϕ_1	

Table 3.2: Sample propagation through the pipeline for the proposed real-time digital calibration technique.

to the next odd stage, Stage 7. The last sample that needs to be shifted at the calibration instant is located in Stage 14. Instead of going to Stage 15 on the next clock phase, it will be routed to Stage 17. The same shift is used for the coarse digital outputs for these samples. The only difference is the clock phase on which shift of the digital counterpart occurs. It can be seen from Table 3.2 that all samples still propagate through 16 stages with no time delay introduced and no lost samples. Also, Stage 5 can be calibrated as described in Section 3.4.

Due to the pipeline shift, certain considerations need to be taken into account when forming the digital output code during the calibration process. Equation 3.4 shows formation of the digital output for the N-stage, 1-bit per stage converter. With all identical stages (3.4) becomes

$$D = q_1 G^{N-1} + q_2 G^{N-2} + q_3 G^{N-3} + \dots + q_{N-2} G^2 + q_{N-1} G + q_N$$
(3.9)

From (3.9) it can be seen that there is a weight associated with each bit of the stage. When calibration occurs, Stage 3 becomes the first stage of the pipeline, and should be given weight G^{N-1} . Similarly the weights associated with the other stages need to shift to reflect the reorganization of the pipeline. The weights for Stages 1, 2, 3, ..., need to be available at location of Stages 3, 4, 5, ..., respectively for the correct formation of the final digital output during the calibration.

Figure 3.16 shows the proposed continuous time digital calibration architecture for an 8-stage, 1-bit per stage pipeline converter. Stages 9 and 10 are active only during the calibration process. In the figure, only stages 1 through 4 are calibrated, and stages 5 through 8 are assumed to be fabricated with sufficient accuracy. Each "calibration logic" block has two weights associated with the given stage. One set of weights is used only during the calibration process and reflect the reorganization of the pipeline during calibration instant. The other set of weights goes with the normal converter operation.



Figure 3.16: Proposed real-time digital calibration architecture.

In the case of the first four stages, these weights are programmable and their corrected version ω_i is obtained during calibration. Programmable weights are labeled ω_i , where *i* corresponds to stage numbers 1 through 4. Discussion of implementation and simulation results of a continuous digital calibration technique follow in Chapter 4.

CHAPTER 4

Implementation of a Continuous Digital Calibration Scheme in Verilog HDL

This chapter will discuss the implementation of the digital calibration algorithm in real-time using Verilog HDL. A state machine that controls the calibration procedure and modifications of the error correction logic is discussed. A 14-bit pipeline ADC implemented using 16 identical stages and 1-bit per stage topology is used for verification of the developed calibration technique. Also, the complexity of the design is evaluated.

4.1 Digital Calibration in Verilog HDL

Verilog Hardware Description Language (HDL) is a software programming language used to model the intended operation of a piece of digital hardware [22]. Verilog HDL is a widely used tool when designing circuits that perform a specific sequence of operations. The continuous digital calibration scheme developed in Chapter 3 relies on the sequence of the events to be executed in predetermined manner. This section discusses digital logic necessary for realization of the continuous digital calibration technique.

4.1.1 Finite State Machine (FSM) Description

Finite State Machines (FSMs) have shown to be very efficient in modeling sequential circuits [22]. This section describes a FSM implementation of the real-time calibration procedure.

The designed state machine controls the calibration process of each stage, the predetermined data path shift which occurs during calibration, activation of the extra two stages at the end of the pipeline, and writing of the corrected ω value back to the

pipeline stage being calibrated. The state machine was designed using a "slave" state machine which is controlled by a "master" state machine. Figure 4.1 shows a simplified flow chart of the sequence of the events to be performed by the master state machine. Two passes per stage are necessary to determine the correction term ω for that stage. The variable 'counter' is used to determine if the two necessary values (digital representations of S_1 and S_2) are obtained for the stage being calibrated. Section 3.4 described the digital calibration algorithm implemented here and Figure 3.4(b) showed the location of measured terms S_1 and S_2 . The variable 'Stage' is used to keep track of the stage being calibrated. The actual calibration of the stage is controlled by the slave state machine, indicated by the 'CALIBRATED' keyword.

The state machine was designed for a 14-bit pipeline ADC implemented using 16 identical stages with gains less than two and 1-bit per stage topology. Two extra stages are added at the end of the pipeline for a continuous time calibration purposes. This makes a total of 18 identical pipeline stages. Only the first seven stages are being calibrated and have programmable weights associated with the stage. Details on the implemented converter were given in Section 3.4. The state machine is clocked using one of the non-overlapping clocks, ϕ_1 . Any given signal from the FSM will stay 'high' for the entire clock period of ϕ_1 . Two non-overlapping clocks are used to operate a pipeline ADC. During a 'low' time of ϕ_1 , the second clock signal ϕ_2 will be active and therefore, the necessary changes within the even stages can be made.

As mentioned before, the FSM controls the sequence of the events essential for the continuous calibration scheme to succeed. On the converter power up, and before 'Calibration' signal occurs, the 'Reset' signal must be asserted. Once the 'Reset' signal occurs, nineteen clock cycles are necessary to initialize the weights of all eighteen pipeline stages. Each stage is initialized in turn with two weights used for the digital correction. One set of weights is associated with the normal operation of the converter, and a second set of shifted weights is required for the (re)calibration process (Section



Figure 4.1: Simplified description of the sequence of events implemented by the master Finite State Machine (FSM).

3.5). Table 4.1 shows the 19-bit binary and the corresponding decimal values for the two sets of weights associated with each pipeline stage. MATLAB simulations were used to verify that 19-bit representations of weights were adequate to form 14-bit ADC outputs. Note that the weights used during normal converter operation for the first seven stages in the pipeline are programmable, and are indicated by the red color. They can be replaced once the correction terms are obtained during the calibration procedure.

At any instant (after the nineteen clock cycles has passed), the 'Calibration' signal can occur. The master FSM controls the calibration sequence of stages being calibrated. The calibration process is conducted starting with the last stage in the pipeline being calibrated and moving toward the front of the pipeline. A slave FSM counts clock cycles needed to start the calibration of a given stage and controls the timing associated with the capture of the digital representation of the S_1 and S_2 terms. For example, Table 3.2 shows sample propagation through the pipeline when Stage 5 is being calibrated. Once the calibration is initiated and it is time to calibrate Stage 5, two clock cycles of ϕ_1 need to occur before the calibration of Stage 5 can start. Calibration of Stage 5 starts on the third clock cycle of ϕ_1 and six clock cycles later the digital representations of S_1 and S_2 are available for Stage 5. Also, at this instant, Stage 18 has the digital representation of the current sample available for the output and therefore, the normal operation of the converter is never interrupted.

The state machine uses a clock counter to control the timing of all calibration steps. To obtain a digital representation of S_1 or S_2 for a single stage, nine clock cycles are required. The designed slave state machine uses 11 clock cycles. This allows for the correction term to be calculated and written back to the calibrated stage. Therefore, to obtain a correction term, ω , for a single stage, 22 clock cycles are necessary. The calculated weight, ω , is the difference between the digital representations of S_1 and S_2 . To calibrate 7 stages a total of 154 clock cycles are needed. The sampling rate for the

Stage	Weights	Decimal	Binary (19'b)
1	"normal"	1.81^{15}	01110010100011 01000
	"calibration"	0	000000000000000000000000000000000000000
2	"normal"	1.81^{14}	0011111101001001101
	"calibration"	0	000000000000000000000000000000000000000
3	"normal"	1.81^{13}	0010001011110111010
	"calibration"	1.81^{15}	0111001010001101000
4	"normal"	1.81^{12}	0001001101010001011
	"calibration"	1.81^{14}	0011111101001001101
5	"normal"	1.81^{11}	0000101010101100010
	"calibration"	1.81^{13}	0010001011110111010
6	"normal"	1.81^{10}	0000010111100101100
	"calibration"	1.81^{12}	0001001101010001011
7	"normal"	1.81^{9}	0000001101000010000
	"calibration"	1.81^{11}	0000101010101100010
8	"normal"	1.81^{8}	000000111001100110
	"calibration"	1.81^{10}	0000010111100101100
9	"normal"	1.81^{7}	000000011111110101
	"calibration"	1.81^{9}	0000001101000010000
10	"normal"	1.81^{6}	000000010001100101
	"calibration"	1.81^{8}	0000000111001100110
11	"normal"	1.81^{5}	000000001001101110
	"calibration"	1.81^{7}	000000011111110101
12	"normal"	1.81^{4}	000000000101010111
	"calibration"	1.81^{6}	000000010001100101
13	"normal"	1.81^{3}	000000000010111110
	"calibration"	1.81^{5}	000000001001101110
14	"normal"	1.81^2	000000000001101001
	"calibration"	1.81^{4}	000000000101010111
15	"normal"	1.81^{1}	000000000000111010
	"calibration"	1.81^{3}	000000000010111110
16	"normal"	1.81^{0}	000000000000100000
	"calibration"	1.81^2	000000000001101001
17	"normal"	0	000000000000000000000000000000000000000
	"calibration"	1.81^{1}	000000000000111010
18	"normal"	0	000000000000000000000000000000000000000
	"calibration"	1.81^{0}	000000000000100000

Table 4.1: Weights associated with each stage of a 14-bit calibrated pipeline ADC. Values in red correspond to the programmable set of weights.

converter implemented is 51.2 MHz. At this speed, the converter requires a total time of 3 μ s to complete a calibration of 7 stages.

In addition to monitoring the calibration status of a stage, the clock counter is responsible for setting and resetting different calibration lines for each stage. Calibration lines have functions such as forcing the input to a sub-DAC to 0 or 1 when a stage is being calibrated, changing the input data path, activating the extra two stages at the end of the pipeline, monitoring the correct digital output collection sequence during calibration period and writing the corrected term after calibration back to the calibrated stage. Once all 7 stages have been calibrated the state machine is idle until the next calibration signal is initiated.

4.1.2 Required Stage Modifications

Pipeline stages need to be modified for the FSM to be able to make adjustments to a stage while calibrating. All odd stages in the pipeline need to be capable of switching a data path during the calibration process. Figure 3.16 shows the concept behind this stage modification. Also, stages being calibrated must have an option to select a ground for an input and to select forced sub-DAC inputs at the calibration instant. The calibration instant for a given stage is controlled by the FSM. Figure 4.2 shows the additional digital logic required by a stage being calibrated.

4.1.3 Error Correction Logic Modification

Most of the modifications regarding the digital calibration techniques are made inside the digital encoder block. Digital calibration relies on measuring the error contributions of the stage in digital domain and using these measured values to form the ADC output code. The error correction block is where the ADC output code is formed and therefore, it plays a major role during the calibration process.



Figure 4.2: Modifications of a stage being calibrated.

For a real-time digital calibration technique described in Section 3.5, the digital error correction block needs to be able to:

- 1. Form the ADC output code during normal operation of the converter.
- 2. Form the ADC output code during calibration process without interrupting the converter's operation.
- 3. During calibration process, obtain the correction terms to be used to form the ADC output and write these terms back to a stage being calibrated for later use.

Figure 4.3 shows the digital encoder block modification for an N-stage converter with 1-bit per stage architecture and two additional stages at the end of the pipeline used during calibration. The digital encoder block consists of N + 2 adders (including the extra two stages) pipelined together. The logic behind the first seven adders is different from the rest of the pipeline because the first seven stages can be calibrated.

During the normal converter operation each stage provides the digital encoder block with the intermediate bit, q_i , where *i* designates the stage number. Table 4.1 shows weights attributed to each stage during normal converter operation. Depending on the value of q_i , these weights will be added accordingly to form the ADC output code. The first seven stages of a pipeline ADC have programmable weights initially set to $\omega_i = G^{i-1}$ and replaced as the correction term ω_i is obtained during the calibration process.

During the calibration period, select lines from the FSM control the data path changes between the stages to prevent interruption of the normal converter operation. For example, Stage 3 acts as a first stage in a pipeline when forming the coarse digital output. This select line is used only for one clock cycle at the start of the calibration procedure. The FSM lines also control the use of the second set of weights which are attributed to each stage for use during calibration and calibration of the stage itself. If a particular stage is being calibrated, the coarse digital output for that stage is set to zero (and later, to one) and the rest of the pipeline resumes the normal converter operation to obtain the correction term ω for the calibrated stage. The FSM select lines also control the stages from which the ADC output will be taken.

The green lines in Figure 4.3, labeled FLAG, are used during the calibration process to allow each stage to communicate to the next stage if the second set of weights is to be used when adding the previous stage output. All flags (except stages 1 and 2) are set to one at the start of calibration cycle. Each stage then latches the value of FLAG from the previous stage on every clock edge. The FLAG values propagate through the pipeline as an indicator that the corresponding sample has been shifted in the pipeline, and the second set of weights should be used when forming the ADC output code.

4.2 Verification of the Developed Calibration Technique

This section discusses the simulation results of the derived continuous digital calibration technique. The calibration scheme was implemented using Verilog HDL and simulated using the Verilog-XL simulator. Verilog-XL simulator is part of the Cadence software package. The real-time calibration technique was derived for a 14-bit ADC with 1-bit per stage architecture implemented using 18 identical stages. The last two stages in the pipeline are active only during the calibration process.



with 1-bit per stage architecture. Figure 4.3: Modified error correction logic for a real-time digital calibration scheme implementation. Example of N-stage converter

The design of the FSM was verified by comparing the Verilog simulation results to the MATLAB simulation results discussed in Section 3.4. The MATLAB simulation was based on the foreground digital calibration technique. For both calibrations, the digital calibration algorithm was the same and therefore, the final results should be similar.

To verify that the derived real-time calibration technique works, it was necessary to model a pipeline stage in Verilog HDL and also to control gain, threshold and sub-DAC reference voltages of the stages being calibrated. To imitate the accurate behavior of the pipeline ADC, fully digital odd and even stages were created using Verilog HDL. Gain, threshold and sub-DAC reference voltages were made as controllable variables at the input of each simulated pipeline stage. In order to compare MATLAB simulations with Verilog HDL simulations, all ADC input signals, together with the gain, threshold, and sub-DAC reference voltages were imported into the Verilog "test fixture". Verilog HDL is used to design digital logic, and as such accepts digital input signals only. The decimal floating point values from MATLAB were converted to double precision hexadecimal values and used as Verilog inputs.

The "test fixture" also contained two non-overlapping clock signals, the 'reset' and start of 'calibration' signals. The clock signals were distributed throughout the pipeline accordingly. All the odd stages were active on ϕ_1 and all the even stages were active on ϕ_2 . The 'reset' signal was activated on the power up of the converter and it was designated to write the required two sets of weights per stage. After initializing each stage with the appropriate weights, the normal operation of the pipeline converter can start and the 'calibration' signal can be activated at any instant.

The real-time calibration hardware model was tested using the test conditions described in Section 3.4. Here a sampling frequency of 51.2 MHz was used. The sinusoidal test signal was set to 150 KHz with the amplitude at -1 dBFS. Errors, tabulated

in Table 3.1, were introduced at different stages of the converter and 1024 samples were used. Verilog-XL simulation results were collected and evaluated in MATLAB.

Figures 4.4 and 4.5 show the residual error characteristics for a simulated 14-bit ADC calibrated in a real-time and calibrated using the foreground calibration technique (on a converter power up). Errors for the various graphs were introduced at different pipeline stages.

Figure 4.4(a) shows the two calibration techniques implemented on a converter with errors in the first stage only. Before activating the calibration signal, first stage error contributions on the ADC final resolution can be seen. The ADC behaves as a 10-bit converter before calibration and as 12.5 bit converter after calibration. Once the calibration signal is activated, 154 samples are needed for completion of the calibration process. In Figure 4.4(a), a consistent error increase in every 11th sample can be observed. From the first calibration instant, every 11th sample corresponds to a start of calibration. The 11th sample is the new input sample that will be routed as an input to Stage 3 and therefore, skipping the error characteristics of Stage 1. This sample is the only one to pass through the ideal converter (all 16 stages are ideal).

The goal of the digital calibration is to measure the converter errors, take these as 'nominal' values of the converter and adjust the ADC output characteristics to match these new nominal values. When compared to the ideal converter, the two output characteristics will deviate from each other depending on the stage errors and redefined 'nominal' converter values. When implementing the derived continuous digital calibration, if there is an error in a first stage only, there will be one sample that will propagate through the converter with the ideal stages. In Figure 4.4(a), a sample that propagates through the ideal pipeline stages can be noticed as well as the difference between the ideal and calibrated converter output characteristics. Figures 4.4(b), 4.5(a), 4.5(b) show successful real-time calibration of the converter with errors in more than one stage.



(a) Residual error characteristics with error contributions from the first stage only.



(b) Residual error characteristics with error contributions from the first two stages.

Figure 4.4: Residual error characteristics for a MATLAB simulated ADC with applied foreground calibration (blue) and real-time calibration implemented in Verilog HDL (red).



(a) Residual error characteristics with error contributions from the first three stages.



(b) Residual error characteristics with the error contributions from the first seven stages.

Figure 4.5: Residual error characteristics for a MATLAB simulated ADC with applied foreground calibration (blue) and real-time calibration implemented in Verilog HDL (red) *cont*..

To re-calibrate the converter, only the calibration start signal needs to be provided. Figure 4.6 shows re-calibration of a 14-bit ADC with errors in a first stage only. First, the converter was calibrated and weights for the first seven stages were adjusted accordingly to give a resolution of 12.6 effective bits. Re-calibration occurred after a first calibration was complete. Because the converter was just calibrated, it is reasonable to assume that re-calibration should not affect the converter's performance. However, during the re-calibration process, the converter does not change with (re)calibration. These weights used to form the output of the converter does not change with (re)calibration. These weights are not programmable and therefore, when re-calibrating some samples will show worse performance than others. This performance degradation can be avoided by making the set of weights used during calibration programmable. If this is done, the worse case performance of the converter during the re-calibration process will match the output performance of the last conducted calibration.

4.3 Complexity of the Real-Time Calibration Logic

The complexity of the digital logic required to implement the derived real-time calibration technique was evaluated using BuildGates Extreme synthesizer. The "worse case" number of required logic gates was approximated. Area required for the calibration logic was estimated using information from the International Technology Roadmap for Semiconductors (ITRS) [18, 19].

Verilog modules needed to implement the calibration technique were imported in BuildGates Extreme and synthesized using a 'generic build' command. This produces unoptimized digital logic necessary to implement the real-time calibration technique. The number of required transistor gates was approximated from the synthesized worse case model. Approximately 100,000 logic gates are needed to implement the derived real-time calibration technique. Figure 4.7 shows the calibration logic area requirements with respect to the projected minimum feature size over a period of nine years. Data


Figure 4.6: Residual error characteristics for a converter with errors in a first stage only and real-time calibration applied twice.



Figure 4.7: Area of the real-time calibration logic as a function of a minimum feature size requirements.

was based on the ITRS reports from years 2001 and 2003 [18, 19]. This is a fully digital logic design and therefore, the required area scales down easily with new process technologies.

CHAPTER 5

Conclusion

Different calibration techniques targeted to pipeline ADCs have been proposed in the literature and successfully implemented. Most of the reported calibration schemes rely on the converter being off line while calibrated or are analog in nature. Analog schemes are generally more difficult to scale to new process technologies due to the increase in sub-threshold and gate leakage currents and reduced power supply voltage [13]. This thesis expanded on a digital calibration algorithm developed by Karanicolas *et al.* [4] and derived a novel continuous digital calibration scheme targeted for pipeline ADCs. A hardware model of the continuous digital calibration logic was designed using Verilog HDL and it was effective in showing the success of the continuous calibration technique. The calibration technique derived in this thesis is completely digital and transparent to the overall system. It is realized using two extra stages located at the end of the pipeline. These stages are used only during the calibration process.

Dominant static error contributions for pipeline ADCs were defined and discussed. These included comparator offset (sub-ADC error), charge injection (sub-DAC errors) and capacitor mismatch gain errors. The digital calibration algorithm derived in [4] was simulated in MATLAB and demonstrated using a 1-bit per stage pipeline architecture. The algorithm was successful in correcting for all of the above mentioned stage nonlinearities. The algorithm was expanded to work in real-time without interrupting the normal operation of the converter. Verilog HDL was used to model the real-time digital calibration scheme and hardware simulation was performed using Verilog-XL.

The simulation results verified the success of the derived calibration scheme and showed the dominance of converter errors introduced at the front end of the pipeline. Also, the importance of the sub-ADC, sub-DAC and interstage gain errors was shown. For the simulated ADC, the number of effective bits was improved by 3 bits and the dynamic range of the converter was improved by 20 dB. A rough estimate of the complexity of the calibration scheme was obtained using the BuildGates Extreme digital circuit synthesizer. The required area to implement the necessary digital logic scales down easily with the new process technologies, making it an attractive solution for calibration of pipeline converters.

Additional research is required to demonstrate the calibration technique on a real 14-bit, 50 MHz pipeline ADC. This can be accomplished by designing a 14-bit ADC with 1-bit per stage topology, gains less than two and having intermediate bits as the outputs of the converter. Additional digital input lines for each calibrated stage must also be provided in order to allow the calibration logic to specify the digital stage outputs, or ground the stage inputs. These could provide inputs to an FPGA (Field Programmable Gate Array) where the continuous digital calibration and error correction logic resides. This way the power consumption of the digital calibration logic can be examined, and the effectiveness of the derived calibration in hardware evaluated.

REFERENCES

- [1] E. Brunner, "Ultrasound system considerations and their impact on front-end components," tech. rep., Analog Devices, Inc., 2002. http://www.analog.com/library/analogDalogue/archives.
- [2] E. G. Soenen and R. L. Geiger, "An architecture and an algorithm for fully digital correction of monolithic pipelined ADC's," *IEEE Transactions on Circuits and Systems-II*, vol. 42, pp. 143–153, Mar. 1995.
- [3] J. M. Ingino and B. A. Wooley, "A continuously calibrated 12-b, 10-MS/s, 3.3v A/D converter," *IEEE Journal of Solid-State Circuits*, vol. 12, pp. 1920–1931, Dec. 1998.
- [4] A. N. Karanicolas, H.-S. Lee, and K. L. Bacrania, "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC," *IEEE Journal of Solid-State Circuits*, vol. 28, pp. 1207–1215, Dec. 1993.
- [5] S.-H. Lee and B.-S. Song, "Digital-domain calibration of multistep analog-todigital converter," *IEEE Journal of Solid-State Circuits*, vol. 27, pp. 1679–1688, Dec. 1992.
- [6] H.-S. Lee, D. A. Hodges, and P. R. Gray, "A self-calibrated 15 bit CMOS A/D converter," *IEEE Journal of Solid-State Circuits*, vol. 6, pp. 813–819, Dec. 1984.
- [7] Y.-M. Lin, B. Kim, and P. R. Gray, "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-micron CMOS," *IEEE Journal of Solid-State Circuits*, vol. 26, pp. 628–636, Apr. 1991.
- [8] J. Ming and S. H. Lewis, "An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration," *IEEE Journal of Solid-State Circuits*, vol. 36, pp. 1489–1497, Oct. 2001.
- [9] H.-S. Lee, "A 12- 600 ks/s digitally self-calibrated pipelined algorithmic ADC," *IEEE Journal of Solid-State Circuits*, vol. 29, pp. 509–515, Apr. 1994.
- [10] I. E. Opris, L. D. Lewicki, and B. C. Wong, "A single-ended 12-bit 20 Msample/s self-calibrating pipeline A/D converter," *IEEE Journal of Solid-State Circuits*, vol. 33, pp. 1898–1903, Dec. 1998.
- [11] K. Sockalingam, "Error compensation in pipeline A/D converters," Master's thesis, University of Maine, Orono, 2002.
- [12] T.-H. Shu, B.-S. Song, and K. Bacrania, "A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter," *IEEE Journal of Solid-State Circuits*, vol. 30, pp. 443–452, Apr. 1995.
- [13] A. Abo, Design for Reliability of Low-voltage Switched-capacitor Circuits. PhD thesis, University of California, Berkeley, California, May 1999.

- [14] "AMI Foundry Capabilities," 2003. www.amis.com/foundy/cmos.html.
- [15] B. J. Sheu and C. Hu, "Switch-induced error voltage on a switch capacitor," *IEEE Journal of Solid-State Circuits*, vol. 19, pp. 519–525, Aug. 1984.
- [16] G. Wegmann, E. A. Vittoz, and F. Rahali, "Charge injection in analog MOS switches," *IEEE Journal of Solid-State Circuits*, vol. 22, pp. 1091–1097, Dec. 1987.
- [17] W. B. Wilson, H. Z. Massoud, E. J. Swanson, R. T. George, and R. B. Fair, "Measurement and modeling of charge feedthrough in n-channel MOS analog switches," *IEEE Journal of Solid-State Circuits*, vol. 20, pp. 1206–1213, Dec. 1985.
- [18] "International Technology Roadmap for Semiconductors 2001 Edition," 2001. http://public.itrs.net.
- [19] "International Technology Roadmap for Semiconductors 2003 Edition," 2003. http://public.itrs.net.
- [20] U.-K. Moon and B.-S. Song, "Background digital calibration techniques for pipelined ADC's," *IEEE Transactions on Circuits and Systems-II*, vol. 44, pp. 102– 109, Feb. 1997.
- [21] X. Wang, P. Hurst, and S. Lewis, "A 12-bit 20 MS/s pipelined ADC with nested digital background calibration," in *Proceedings of IEEE Custom IC Conf.*, (San Jose), pp. 409–412, Sept. 2003.
- [22] D. J. Smith, HDL Chip Design. Madison, AL: Doone Publications, 1996.

BIOGRAPHY OF THE AUTHOR

Alma Delić-Ibukić was born in Bihać, Bosnia-Herzegovina on October 20th, 1978. She received her high school education from Mount Desert Island High School in Bar Harbor, Maine graduating in 1997. She entered the University of Maine in 1997 and obtained her Bachelor of Science degree in Electrical Engineering in 2002. During her undergraduate education, she completed a semester long Co-op assignment at Texas Instruments Inc. (Dallas, TX) where she worked on test and characterization of highspeed ADCs.

In September 2002, she was enrolled for graduate study in Electrical Engineering at the University of Maine and served as a Research Assistant in the Communications and Signal Processing Laboratory. Her current research interests include communications, signal processing and mixed-signal CMOS design, such as high-speed ADCs.

She is a member of IEEE, Tau Beta Pi and Eta Kappa Nu. Alma is a candidate for the Master of Science degree in Electrical Engineering from The University of Maine in May, 2004.