## Appendix B: Cortex-M3/M4 Instructions

| Instruction | Operands | Description and Action |
| :---: | :---: | :---: |
| ADC, ADCS | \{Rd,\} Rn, Op2 | Add with Carry, Rd $\leftarrow \mathrm{Rn}+\mathrm{Op2}+$ Carry, ADCS updates $\mathrm{N}, \mathrm{Z}, \mathrm{C}, \mathrm{V}$ |
| ADD, ADDS | \{Rd,\} Rn, Op2 | Add, $\mathrm{Rd} \leftarrow \mathrm{Rn}+\mathrm{Op} 2$, ADDS updates $\mathrm{N}, \mathrm{Z}, \mathrm{C}, \mathrm{V}$ |
| ADD, ADDS | \{Rd,\} Rn, \#imm12 | Add Immediate, $\mathrm{Rd} \leftarrow \mathrm{Rn}+\mathrm{imm12}$, ADDS updates $\mathrm{N}, \mathrm{Z}, \mathrm{C}, \mathrm{V}$ |
| ADR | Rd, label | Load PC-relative Address, $\mathrm{Rd} \leftarrow<$ label> |
| AND, ANDS | \{Rd,\} Rn, Op2 | Logical AND, Rd $\leftarrow$ Rn AND Op2, ANDS updates N, Z, C |
| ASR, ASRS | Rd, Rm, <Rs\|\#n> | Arithmetic Shift Right, $\mathrm{Rd} \leqslant \mathrm{Rm} \gg(\mathrm{Rs} \mid \mathrm{n})$, ASRS updates $\mathrm{N}, \mathrm{Z}, \mathrm{C}$ |
| B | label | Branch, PC $\leftarrow$ label |
| BFC | Rd, \#lsb, \#width | Bit Field Clear, Rd[(width+lsb-1):1sb] $\leftarrow 0$ |
| BFI | Rd, Rn, \#lsb, \#width | Bit Field Insert, Rd[(width+lsb-1):lsb] $\leftarrow \operatorname{Rn}[($ width-1):0] |
| BIC, BICS | \{Rd,\} Rn, Op2 | Bit Clear, $\mathrm{Rd} \leftarrow \mathrm{Rn}$ AND NOT Op2, BICS updates N, $\mathrm{Z}, \mathrm{C}$ |
| BKPT | \#imm | Breakpoint, prefetch abort or enter debug state |
| BL | label | Branch with Link, LR $\leftarrow$ next instruction, PC ¢ label |
| BLX | Rm | Branch register with link, LR*next instr addr, PC ¢Rm[31:1] |
| BX | Rm | Branch register, $\mathrm{PC} \leftarrow \mathrm{Rm}$ |
| CBNZ | Rn, label | Compare and Branch if Non-zero; PC ↔ label if Rn ! = 0 |
| CBZ | Rn, label | Compare and Branch if Zero; PC ↔ label if Rn == 0 |
| CLREX | - | Clear local processor exclusive tag |
| CLZ | Rd, Rm | Count Leading Zeros, $\mathrm{Rd} \leftarrow$ number of leading zeros in Rm |
| CMN | Rn, Op2 | Compare Negative, Update N,Z,C,V flags on Rn + Op2 |
| CMP | Rn, Op2 | Compare, Update N, Z, C, V flags on Rn - Op2 |
| CPSID | i | Disable specified (i) interrupts, optional change mode |
| CPSIE | i | Enable specified (i) interrupts, optional change mode |
| DMB | - | Data Memory Barrier, ensure memory access order |
| DSB | - | Data Synchronization Barrier, ensure completion of access |
| EOR, EORS | \{Rd,\} Rn, Op2 | Exclusive OR, Rd $\leftarrow$ Rn XOR Op2, EORS updates N,Z, ${ }^{\text {c }}$ |
| ISB | - | Instruction Synchronization Barrier |
| IT | - | If-Then Condition Block |
| LDM | Rn\{!\}, reglist | Load Multiple Registers increment after, <reglist> = mem[Rn], Rn increments after each memory access |
| LDMDB, LDMEA | Rn\{!\}, reglist | Load Multiple Registers Decrement Before, <reglist> = mem[Rn], Rn decrements before each memory access |
| LDMFD, LDMIA | Rn\{!\}, reglist | <reglist> = mem[Rn], Rn increments after each memory access |
| LDR | Rt, [Rn, \#offset] | Load Register with Word, Rt $\leftarrow$ mem[Rn + offset] |
| LDRB, LDRBT | Rt, [Rn, \#offset] | Load Register with Byte, Rt $\leftarrow$ mem[Rn + offset] |
| LDRD | Rt, Rt2, [Rn,\#offset] | Load Register with two words, <br> $R t \leftarrow \operatorname{mem}[R n+o f f s e t], R t 2 \leftarrow \operatorname{mem}[R n+$ offset +4$]$ |
| LDREX | Rt, [Rn, \#offset] | Load Register Exclusive, Rt $\leftarrow$ mem[Rn + offset] |
| LDREXB | Rt, [Rn] | Load Register Exclusive with Byte, Rt $\leftarrow$ mem[Rn] |
| LDREXH | Rt, [Rn] | Load Register Exclusive with Half-word, Rt $\leftarrow$ mem[Rn] |
| LDRH, LDRHT | Rt, [Rn, \#offset] | Load Register with Half-word, Rt $\leftarrow$ mem[Rn + offset] |
| LDRSB, LDRSBT | Rt, [Rn, \#offset] | Load Register with Signed Byte, Rt $\leftarrow$ mem[Rn + offset] |
| LDRSH, LDRSHT | Rt, [Rn, \#offset] | Load Register with Signed Half-word, Rt $\leftarrow$ mem[Rn + offset] |
| LDRT | Rt, [Rn, \#offset] | Load Register with Word, Rt $\leftarrow$ mem[Rn + offset] |
| LSL, LSLS | Rd, Rm, <Rs\|\#n> | Logic Shift Left, $\mathrm{Rd} \leftarrow \mathrm{Rm} \ll \mathrm{Rs} \mid \mathrm{n}$, LSLS update $\mathrm{N}, \mathrm{Z}, \mathrm{C}$ |
| LSR, LSRS | Rd, Rm, <Rs\|\#n> | Logic Shift Right, $\mathrm{Rd} \leftarrow \mathrm{Rm} \gg \mathrm{Rs} \mid \mathrm{n}$, LSRS update $\mathrm{N}, \mathrm{Z}, \mathrm{C}$ |
| MLA | Rd, Rn, Rm, Ra | Multiply with Accumulate, $\mathrm{Rd} \leftarrow(\mathrm{Ra}+(\mathrm{Rn*Rm})$ )[31:0] |
| MLS | Rd, Rn, Rm, Ra | Multiply with Subtract, Rd $\leftarrow(\mathrm{Ra}-(\mathrm{Rn*Rm}))$ [31:0] |
| MOV, MOVS | Rd, Op2 | Move, Rd $\leftarrow$ Op2, MOVS updates N, Z, C |
| MOVT | Rd, \#imm16 | Move Top, $\mathrm{Rd}[31: 16] \leftarrow$ imm16, $\mathrm{Rd}[15: 0]$ unaffected |
| MOVW, MOVWS | Rd, \#imm16 | Move 16-bit Constant, $\mathrm{Rd} \leftarrow$ imm16, MOVWS updates N,Z,C |
| MRS | Rd, spec_reg | Move from Special Register, Rd $\leftarrow$ spec_reg |
| MSR | spec_reg, Rm | Move to Special Register, spec_reg $\leftarrow$ Rm, Updates N, Z, C, V |
| MUL, MULS | \{Rd, \} Rn, Rm | Multiply, Rd $\leftarrow(\mathrm{Rn}$ *Rm)[31:0], MULS updates $\mathrm{N}, \mathrm{Z}$ |
| MVN, MVNS | Rd, Op2 | Move NOT, Rd $\leftarrow 0 x F F F F F F F F$ EOR Op2, MVNS updates N,Z,C |


| NOP | - | No Operation |
| :---: | :---: | :---: |
| ORN, ORNS | \{Rd,\} Rn, Op2 | Logical OR NOT, Rd $\leftarrow$ Rn OR NOT Op2, ORNS updates N, Z, C |
| ORR, ORRS | \{Rd,\} Rn, Op2 | Logical OR, Rd $\leftarrow$ Rn OR Op2, ORRS updates $\mathrm{N}, \mathrm{Z}, \mathrm{C}$ |
| POP | reglist | Canonical form of LDM SP!, <reglist> |
| PUSH | reglist | Canonical form of STMDB SP!, <reglist> |
| RBIT | Rd, Rn | Reverse Bits, for (i = 0; i < 32; i++): Rd[i] = RN[31-i] |
| REV | Rd, Rn | $\begin{aligned} & \text { Reverse Byte Order in a Word, } \operatorname{Rd}[31: 24] \leftarrow \operatorname{Rn}[7: 0], \\ & \operatorname{Rd}[23: 16] \leftarrow \operatorname{Rn}[15: 8], \operatorname{Rd}[15: 8] \leftarrow \operatorname{Rn}[23: 16], \operatorname{Rd}[7: 0] \leftarrow \operatorname{Rn}[31: 24] \end{aligned}$ |
| REV16 | Rd, Rn | Reverse Byte Order in a Half-word, Rd[15:8]*Rn[7:0], $\operatorname{Rd}[7: 0] \leftarrow \operatorname{Rn}[15: 8], \operatorname{Rd}[31: 24] \leftarrow \operatorname{Rn}[23: 16], \operatorname{Rd}[23: 16] \leftarrow R n[31: 24]$ |
| REVSH | Rd, Rn | Reverse Byte order in Low Half-word and sign extend, $\operatorname{Rd}[15: 8] \leftarrow R n[7: 0], \operatorname{Rd}[7: 0] \leftarrow R n[15: 8], \operatorname{Rd}[31: 16] \leftarrow R n[7] * \& 0 x F F F F$ |
| ROR, RORS | Rd, Rm, <Rs\|\#n> | Rotate Right, Rd $\leftarrow$ ROR(Rm, Rs\|n), RORS updates N, Z, C |
| RRX, RRXS | Rd, Rm | Rotate Right with Extend, $\mathrm{Rd} \leftarrow \mathrm{RRX}(\mathrm{Rm})$, RRXS updates $\mathrm{N}, \mathrm{Z}, \mathrm{C}$ |
| RSB, RSBS | \{Rd,\} Rn, Op2 | Reverse Subtract, $\mathrm{Rd} \leftarrow$ Op2 - Rn, RSBS updates $\mathrm{N}, \mathrm{Z}, \mathrm{C}, \mathrm{V}$ |
| SBC, SBCS | \{Rd,\} Rn, Op2 | Subtract with Carry, Rd $\leftarrow$ Rn-Op2-NOT(Carry), updates NZCV |
| SBFX | Rd, Rn, \#lsb, \#width | Signed Bit Field Extract, Rd[(width-1):0] = Rn[(width+lsb- <br> 1):lsb], Rd[31:width] = Replicate(Rn[width+lsb-1]) |
| SDIV | \{Rd, \} Rn, Rm | Signed Divide, Rd $\leftarrow \mathrm{Rn} / \mathrm{Rm}$ |
| SEV | - | Send Event |
| SMLAL | RdLo, RdHi, Rn, Rm | Signed Multiply with Accumulate, RdHi,RdLo $\leftarrow$ signed (RdHi, RdLo + Rn*Rm) |
| SMULL | RdLo, RdHi, Rn, Rm | Signed Multiply, RdHi,RdLo $\leftarrow \operatorname{signed}($ Rn*Rm) |
| SSAT | Rd, \#n, Rm\{,shift\#s\} | Signed Saturate, Rd $\leftarrow$ SignedSat((Rm shift s), n). Update Q |
| STM | Rn\{!\}, reglist | Store Multiple Registers |
| STMDB, STMEA | Rn\{!\}, reglist | Store Multiple Registers Decrement Before |
| STMFD, STMIA | Rn\{!\}, reglist | Store Multiple Registers Increment After |
| STR | Rt, [Rn, \#offset] | Store Register with Word, mem[Rn+offset] = Rt |
| STRB, STRBT | Rt, [Rn, \#offset] | Store Register with Byte, mem[Rn+offset] = Rt |
| STRD | Rt, Rt2, [Rn,\#offset] | Store Register with two Words, mem[Rn+offset] = Rt, mem[Rn+offset+4] = Rt2 |
| STREX | Rd, Rt, [Rn,\#offset] | Store Register Exclusive if allowed, mem[Rn + offset] $\leftarrow R t$, clear exclusive tag, $\mathrm{Rd} \leftarrow 0$. Else $\mathrm{Rd} \leftarrow 1$. |
| STREXB | Rd, Rt, [Rn] | Store Register Exclusive Byte, mem[Rn] $\leftarrow \operatorname{Rt}[15: 0]$ or $\operatorname{mem}[R n] \leftarrow \operatorname{Rt}[7: 0]$, clear exclusive tag, $\mathrm{Rd} \leftarrow 0$. Else $\mathrm{Rd} \leftarrow 1$ |
| STREXH | Rd, Rt, [Rn] | Store Register Exclusive Half-word, mem[Rn] $\leftarrow \operatorname{Rt}[15: 0]$ or $\operatorname{mem}[R n] \leftarrow R t[7: 0]$, clear exclusive tag, $\mathrm{Rd} \leftarrow 0$. Else $\mathrm{Rd} \leftarrow 1$ |
| STRH, STRHT | Rt, [Rn, \#offset] | Store Half-word, mem[Rn + offset] $\leftarrow \mathrm{Rt}[15: 0]$ |
| STRT | Rt, [Rn, \#offset] | Store Register with Translation, mem[Rn + offset] = Rt |
| SUB, SUBS | \{Rd,\} Rn, Op2 | Subtraction, Rd $\leftarrow$ Rn - Op2, SUBS updates N, Z, C, V |
| SUB, SUBS | \{Rd,\} Rn, \#imm12 | Subtraction, Rd $\leftarrow$ Rn-imm12, SUBS updates $\mathrm{N}, \mathrm{Z}, \mathrm{C}, \mathrm{V}$ |
| SVC | \#imm | Supervisor Call |
| SXTB | \{Rd,\} Rm \{,ROR \#n\} | Sign Extend Byte, Rd $\leftarrow$ SignExtend((Rm ROR (8*n))[7:0]) |
| SXTH | \{Rd,\} Rm \{,ROR \#n\} | Sign Extend Half-word, Rd<-SignExtend((Rm ROR (8*n))[15:0]) |
| TBB | [Rn, Rm] | Table Branch Byte, PC ¢ PC+ZeroExtend(Memory (Rn+Rm,1)<<1) |
| TBH | [Rn, Rm, LSL \#1] | Table Branch Halfword, $P C \leftarrow P C+$ ZeroExtend (Memory $(R n+R m \ll 1,2) \ll 1)$ |
| TEQ | Rn, Op2 | Test Equivalence, Update N,Z,C,V on Rn EOR Operand2 |
| TST | Rn, Op2 | Test, Update $\mathrm{N}, \mathrm{Z}, \mathrm{C}, \mathrm{V}$ on Rn AND Op2 |
| UBFX | Rd, Rn, \#lsb, \#width | $\begin{aligned} & \text { Unsigned Bit Field Extract, Rd[(width-1):0] = } \\ & \operatorname{Rn}[(\text { width+lsb-1):lsb], Rd[31:width] = Replicate(0) } \end{aligned}$ |
| UDIV | \{Rd, \} Rn, Rm | Unsigned Divide, Rd $\leftarrow \mathrm{Rn} / \mathrm{Rm}$ |
| UMLAL | RdLo, RdHi, Rn, Rm | Unsigned Multiply with Accumulate, <br> RdHi,RdLo $\leftarrow$ unsigned (RdHi, RdLo + Rn*Rm) |
| UMULL | RdLo, RdHi, Rn, Rm | Unsigned Multiply, RdHi,RdLo $\leftarrow$ unsigned(Rn*Rm) |
| USAT | Rd, \#n, Rm\{,shift \#s\} | Unsigned Saturate, Rd*UnsignedSat((Rm shift s), n ), Update Q |
| UXTB | \{Rd,\} Rm \{,ROR \#n\} | Unsigned Extend Byte, Rd $\leftarrow$ ZeroExtend ((Rm ROR (8*n)) [7:0]) |
| UXTH | \{Rd,\} Rm \{,ROR \#n\} | Unsigned Extend Halfword, Rd \& ZeroExtend((RmROR (8*n))[15:0]) |
| WFE | - | Wait For Event and Enter Sleep Mode |
| WFI | - | Wait for Interrupt and Enter Sleep Mode |

