## Lab 10: Analog to Digital Converter (ADC) <br> Instructor: Prof. Yifeng Zhu <br> Spring 2016

Goals

1. Understand basic ADC concepts, such as successive-approximation, sampling error, resolution, and data alignment
2. Map a GPIO pin to an ADC input
3. Use software trigger to make ADC conversions, and deploy polling method to read ADC results
4. Understand the tradeoff between conversion accuracy and conversion speed by configuring ADC sample time
5. Understand the concept of ADC resolution
6. Understand the difference between regular conversions and injected conversions for a sequence of ADC channels

## Pre-lab Assignment

1. Read Chapter 20 Analog to Digital Conversion (ADC)
2. Complete the pre-lab assignment

## Lab Demo

1. Part 1. When the voltage input is higher than 2.0 V , the LED is light up. When the voltage is lower than 1.0 V , the LED is off. The input voltage can be controlled manually by using a potentiometer. Use a voltage meter to verify it.
2. Part 2. Implement infrared (IR) proximity sensor. When an object gets close to the IR sensor, light up the LED.
3. Something cool. The following gives a few examples.
a. Use a timer to periodically trigger the ADC
b. Show the voltage measurement on the LCD (in terms of volts)
c. Using the potentiometer to control the rotation speed of a stepper motor
d. Count how many times your hand waves over the IR sensor
e. Measure the distance of an object from the IR sensor
f. Use the analog watchdog in the processor to trigger ADC when an object gets too close to the sensor

## Post-lab Assignment

1. Write your answer in Readme.md and submit it to the gitlab server.

## Reference Voltage

The reference voltage to the analog-to-digital (ADC) and digital- to-analog (DAC) converters can be provided externally or internally.

- If an external voltage is selected as the reference voltage, the external reference voltage should be applied to the VREF+ pin.
- If an internal voltage is selected as the reference voltage, the VREF+ pin can provide the reference voltage for external components.
- The internal voltage reference is enabled by setting the ENVR bit in the VREFBUF_CSR register.
- The internal voltage reference can be selected by the VRS bits in the VREFBUF_CSR register.
- If VRS is set, the voltage reference is $\sim 2.5 \mathrm{~V}$.
- If VRS is cleared, the voltage reference is $\sim 2.048 \mathrm{~V}$.

ADC: Migrating from STM32L1 to STM32L4

|  | STM32L1 | STM32L4 |
| :--- | :--- | :--- |
| Instance | ADC1 | ADC1, ADC2, ADC3 |
| Max Resolution | 12 bits | 12 bits, or <br> 16 bits via digital oversampling |
| Mode | single/continuous / scan / <br> discontinuous | single/continuous/scan/ <br> discontinuous dual mode |
| Reference Voltage | External | External or internal |

STM32L4 has a new ADC architecture. Register names and controls are different from STM32L1. Therefore, the flowchart given Figure 20-11 of Textbook (page 457) should be modified, as summarized below.

1. STM32L4 adds a new register named an Analog Switch Control Register (GPIO_ASCR) for each GPIO port. When a bit in GIPO_ASCR is set, the corresponding GPIO pin is connected to the ADC input. After setting the mode of PA. 1 as analog, the following instruction is required to connect PA. 1 to ADC.
GPIOA->ASCR |= GPIO_ASCR_EN_1;
where GPIO_ASCR_EN_1 is defined in stm32L476xx. $h$ as follows
\#define GPIO_ASCR_EN_1 ((uint32_t)0x000000002)
2. Steps to set up PA1 (ADC12_IN6) for ADC1:
3. Enable ADC clock bit RCC_AHB2ENR_ADCEN in the RCC->AHB2ENR register.
4. Disable ADC1 by clearing the ADC_CR_ADEN in the ADC1->CR register.
5. Enable I/O analog switches voltage booster (SYSCFG_CFGR1_BOOSTEN) in the ADC123_COMMON->CCR register.
6. Set ADC_CCR_VREFEN bit in the ADC123_COMMON->CCR register to enable the conversion of internal channels. This is required to make conversion of internal channels.
7. Configure the ADC prescaler to select the frequency of the clock to the ADC (set clock not divided) in ADC123_COMMON->CCR.
8. Configure ADC_CCR_CKMODE bits in ADC123_COMMON->CCR to set the ADC clock mode as synchronous clock mode (HCLK/1).
9. Configure all ADCs as independent (clear ADC_CCR_DUAL bits) in ADC123_COMMON>CCR
10. By default, the ADC is in deep-power-down mode where its supply is internally switched off to reduce the leakage currents. Therefore, software needs to wait up ADC. The ADC_Wakeup() function is provided in the project template.
11. Configure RES bits in ADC1->CFGR to set the resolution as 12 bits.
12. Select right alignment in the ADC1->CFGR register.
13. Clear ADC_SQR1_L bits in ADC1->SQR1 to select 1 conversion in the regular channel conversion sequence.
14. Specify the channel number 6 as the 1 st conversion in regular sequence (ADC1->SQR1)
15. Configure the channel 6 as single-ended (ADC1->DIFSEL).
16. Select ADC sample time in ADC1->SMPR1. The sampling time must be long enough for the input voltage source to charge the embedded capacitor to the input voltage level.
17. Select ADC as discontinuous mode by clearing the ADC_CFGR_CONT bits in ADC1->CFGR.
18. Clear ADC_CFGR_EXTEN bits in ADC1->CFGR to select software trigger
19. Enable ADC1 by setting the ADC_CR_ADEN bit in the ADC1->CR register
20. Wait until ADC1 is ready (i.e., wait until ADC_ISR_ADRDY bit in ADC1->ISR is set by hardware)

## 3. Using the software to trigger one ADC conversion:

1. Software can start one ADC conversion by setting the ADC_CR_ADSTART bit in the ADC1->CR register
2. Software has to wait the completion of ADC conversion by checking whether ADC_CSR_EOC_MST in the ADC123_COMMON->CSR register has been set by the hardware.
3. The conversion result is saved in register ADC1->DR.
4. ADC Wakeup. By default, the ADC is in deep-power-down mode where its supply is internally switched off to reduce the leakage currents.
```
void ADC_Wakeup (void) {
    int wait_time;
    // To start ADC operations, the following sequence should be applied
    // DEEPPWD = 0: ADC not in deep-power down
    // DEEPPWD = 1: ADC in deep-power-down (default reset state)
    if ((ADC1->CR & ADC_CR_DEEPPWD) == ADC_CR_DEEPPWD)
        ADC1->CR &= ~ADC_CR_DEEPPWD; // Exit deep power down mode if still in that state
    // Enable the ADC internal voltage regulator
    // Before performing any operation such as launching a calibration or enabling the ADC,
    // the ADC voltage regulator must first be enabled and the software must wait for the
    // regulator start-up time.
    ADC1->CR |= ADC_CR_ADVREGEN;
    // Wait for ADC voltage regulator start-up time
    // The software must wait for the startup time of the ADC voltage regulator
    // (T_ADCVREG_STUP, i.e. 20 us) before launching a calibration or enabling the ADC.
    wait_time = 20 * (80000000 / 1000000);
    while(wait_time != 0) {
        wait_time--;
    }
}
```


## Part 1. Measuring the Input Voltage Adjusted by a Potentiometer

A potentiometer (pot) is a three-terminal variable resistor. It uses a sliding contact and works as an adjustable voltage divider. When two outer terminals connected to Vcc and the ground respectively, the center terminal generates a voltage that varies from 0 to Vcc, depending on the position of the sliding contact.


Figure 1. Measure the voltage from a potentiometer-based divider (Vcc=3V)

The following refers to question 1 of the post-lab assignment. The objective is to identify the reference voltage.

- Use a multi-meter to measure the voltage on PA1:

Voltage of PA1 = $\qquad$

- In the debug environment, find out the value of the data register (DR) of the ADC:

$$
\text { ADC DR register }=
$$

$\qquad$

- Calculate the reference voltage:

Reference voltage = $\qquad$

## Part 2. Infrared (IR) Proximity Sensor

In this part, you will implement a very simple proximity sensor by using an infrared transmitter and an infrared receiver. When an obstacle moves closer, the infrared captures more infrared that is bounced back by the obstacle.

It is recommended to put a dark tape around the receiver or place a partition between the transmitter and receiver to reduce infrared leakage.


Figure 2. Infrared Proximity Sensor


Figure 3. QED123 Infrared Light Emitting Diode (Infrared Transmitter)


Figure 4. QSD124 Infrared Phototransistor (Infrared Receiver)


Figure 5. Basic Connection Diagram

## ECE 271 pre-Lab Assignment

 Lab 10: Analog to Digital Converter (ADC)

| Offset | Register | $\bar{m}$ | 0 | 제 | $\underset{\sim}{\infty}$ | $\mathrm{N}$ | $\begin{aligned} & \mathbf{o} \\ & \mathbf{N} \\ & \hline \end{aligned}$ | $\stackrel{1}{\mathrm{~N}}$ | N | $\mathfrak{N}$ | $\mathbf{N}$ | $\overline{\mathrm{N}}$ | 우N | 온 | $\infty$ | 찬 | $\stackrel{9}{2}$ | $\stackrel{10}{2}$ | I | $\mathfrak{m}$ | $\stackrel{\sim}{\sim}$ | F | $10$ | 0 | $\infty$ |  | 0 | 10 | $\checkmark$ | m | N | - | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline 0 \times 50- \\ & 0 \times 5 \mathrm{C} \end{aligned}$ | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Re | es |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0x60 | ADCx_OFR1 |  |  | $\begin{aligned} & \mathrm{OFFS} \\ & \mathrm{CH} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & {[4: 0]} \end{aligned}$ | $\begin{aligned} & \text { 「1 } \\ & \text { j] } \end{aligned}$ |  |  | 8 | $\dot{y}$ |  |  | $\check{\Upsilon}$ | $\propto$ | $\approx$ |  | 8 | ) | ¢ | $\check{\sim}$ | ¢ | OFFSET1[11:0] |  |  |  |  |  |  |  |  |  |  |  |
|  | Value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0x64 | ADCx_OFR2 |  |  | $\begin{gathered} \mathrm{OFFS} \\ \mathrm{CH} \end{gathered}$ | $\begin{aligned} & \text { SET2 } \\ & H[4: 0] \end{aligned}$ |  |  |  | $\mathscr{\square}$ | 8 | $\square$ | $\approx$ | $\stackrel{\square}{\otimes}$ | ¢ | 2 | $\ddot{\sim}$ | そ | ¢ | $\underset{\sim}{\square}$ | ¢ | ¢ | OFFSET2[11:0] |  |  |  |  |  |  |  |  |  |  |  |
|  | Value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0x68 | ADCx_OFR3 |  |  | $\begin{aligned} & \mathrm{OFFS} \\ & \mathrm{CH} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & H[4: 0] \end{aligned}$ | $\begin{aligned} & \text { T3_ } \\ & \text { b] } \end{aligned}$ |  |  |  | ) | - | \% |  | \% | 8 | - | 8 | - | $\stackrel{8}{\text { ¢ }}$ | $\stackrel{8}{2}$ | \% | OFFSET3[11:0] |  |  |  |  |  |  |  |  |  |  |  |
|  | Value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0x6C | ADCx_OFR4 |  |  | $\begin{aligned} & \mathrm{OFFS} \\ & \mathrm{CH} \end{aligned}$ | $\begin{aligned} & \text { SET } 4 \\ & H[4: 0] \end{aligned}$ |  |  |  |  | 8 | $\otimes$ | 8 | ¢ | $\stackrel{\sim}{\sim}$ | ) | ) | \% | z | $\check{\sim}$ | $\stackrel{\square}{\sim}$ | $\underset{\sim}{2}$ | OFFSET4[11:0] |  |  |  |  |  |  |  |  |  |  |  |
|  | Value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 0 \times 70- \\ & 0 \times 7 \mathrm{C} \end{aligned}$ | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ADCx_JDR1 |  |  |  |  |  |  | $\underset{\sim}{\sim}$ | $\because$ | $\underset{\sim}{x}$ | $\stackrel{\sim}{\sim}$ | Y | $\stackrel{\sim}{x}$ | $\because$ | ¢ | $\because$ |  | JDATA1[15:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0x80 | Value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ADCx_JDR2 |  |  | \% | $๙$ | צ |  | ъ |  | $\check{\sim}$ | $\underset{\sim}{\sim}$ | ¢ | $\stackrel{\sim}{\sim}$ | $\simeq$ | r | $\pm$ |  | JDATA2[15:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ADCx_JDR3 | $\because$ |  | \% | \% | $\stackrel{\sim}{\sim}$ | $\stackrel{\text { ¢ }}{\sim}$ | \% | $\stackrel{\sim}{\sim}$ | $\stackrel{\square}{\sim}$ | $\stackrel{\square}{\sim}$ | Y | $\stackrel{\sim}{\sim}$ | ¢ | $\stackrel{\square}{4}$ |  |  | JDATA3[15:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ADCx_JDR4 | 8 |  | \% |  |  |  |  |  | 8 | ¢ |  | $\stackrel{8}{8}$ |  |  |  |  | JDATA4[15:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { 0x8C- } \\ & \text { 0x9C } \end{aligned}$ | Reserved | Res. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0xA0 | ADCx_AWD2CR | $\checkmark$ | $\underset{\sim}{2}$ | ${ }^{-}$ | $๙$ | $\underset{\sim}{\square}$ | $\check{\sim}$ | צ | $\underset{\sim}{\sim}$ | $\check{\square}$ | $\underline{1}$ | $๙$ | $\leadsto$ | r | AWD2CH[18:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0xA4 | ADCx_AWD3CR | r |  | צ | $\Upsilon$ | $\simeq$ | $\Upsilon$ | $\check{\sim}$ | r | $\ltimes$ | $\underset{\sim}{\sim}$ | ${ }_{\sim}^{4}$ | $\simeq$ | $\square$ | AWD3CH[18:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0xA8- | Reserved | $\check{\square}$ |  | $\check{\square}$ | $\check{\square}$ | $\simeq$ | $\simeq$ | $\square$ | $\ltimes$ | $\sim$ | a | $\simeq$ | $๙$ | $\mathscr{\square}$ | $\check{\square}$ | $\check{\square}$ | $\ltimes$ | $๔$ | $\check{\sim}$ | $\simeq$ | $\check{\sim}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| OXAC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0xB0 | ADCx_DIFSEL | $\stackrel{\square}{\sim}$ | O | $\underset{\sim}{2}$ | $\simeq$ | $\sim$ | $\sim$ | $\sim$ | $\underset{\sim}{\sim}$ | $\underset{\sim}{\sim}$ | $\simeq$ |  | $\underset{\sim}{\sim}$ |  | DIFSEL[18:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0xB4 | ADCx_CALFACT |  |  |  |  |  |  |  |  |  | CALFACT_D[6:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CALFACT_S[6:0] |  |  |  |  |  |  |
|  | Value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## 2. Master and slave ADC common registers (ADC123_COMMON)



ECE 271 Lab Demo Lab 10: Analog to Digital Converter (ADC)

Demo Part 1, Part 2, and something cool to TA.

ECE 271 post-Lab Assignment Lab 10: Analog to Digital Converter (ADC)

Write your answer to the following questions in Readme.md and submit it to the gitlab server.

1. For 12-bit ADC, we know that

$$
\text { ADC Result }=\text { floor }\left(2^{12} \times \frac{V}{V_{R E F}}+\frac{1}{2}\right)
$$

Design an experiment to find out $V_{R E F}$
2. When the voltage output from the potentiometer-based voltage divider is lower than 1.0 V , the LED is turned off. What constant value should the ADC DR register be compared with?
3. When the voltage output from the potentiometer-based voltage divider is higher than 2.0 V , the LED is light up. What constant value should the ADC DR register be compared with?
4. What is the maximum distance at which your sensor can reliably detect your hand?

