

# **ECE 471 – Embedded Systems**

## **Lecture 21**

Vince Weaver

`http://www.eece.maine.edu/~vweaver`

`vincent.weaver@maine.edu`

19 November 2015

# Announcements

- Don't forget Project status reports.



# Supercomputing Review

- Showed some pictures from SC'15



# Go over Paper/Assignment

## Design and Analysis of a 32-bit Embedded High-Performance Cluster Optimized for Energy and Performance

- Presented this at last supercomputing. Actually has been cited a few times.
- Some of the measurements are slightly out of date, should be re-run with OpenBLAS
- Co-authors are former ECE students



# Measuring Power and Energy

- Sense resistor or Hall Effect sensor gives you the current
- Sense resistor is small resistor. Measure voltage drop. Current  $V=IR$  Ohm's Law, so  $V/R=I$
- Voltage drops are often small (why?) so you may need to amplify with instrumentation amplifier
- Then you need to measure with A/D converter
- $P = IV$  and you know the voltage



- How to get Energy from Power?



# Definitions

People often say Power when they mean Energy

- Dynamic Power – only consumed while computing
- Static Power – consumed all the time.  
Sets the lower limit of optimization



# Units

- Energy – Joules, kWh (3.6MJ), Therm (105.5MJ), 1 Ton TNT (4.2GJ), eV ( $1.6 \times 10^{-19}$  J), BTU (1055 J), horsepower-hour (2.68 MJ), calorie (4.184 J)
- Power – Energy/Time – Watts (1 J/s), Horsepower (746W), Ton of Refrigeration (12,000 Btu/h)
- Volt-Amps (for A/C) – same units as Watts, but not same thing
- Charge – mAh (batteries) – need voltage to convert to Energy




# CPU Power and Energy




# CMOS Transistors

**N-MOSFET**



**P-MOSFET**



# CMOS Dynamic Power

- $P = C\Delta VV_{dd}\alpha f$

Charging and discharging capacitors big factor  
( $C\Delta VV_{dd}$ ) from  $V_{dd}$  to ground

$\alpha$  is activity factor, transitions per clock cycle

$f$  is frequency

- $\alpha$  often approximated as  $\frac{1}{2}$ ,  $\Delta VV_{dd}$  as  $V_{dd}^2$  leading to  
 $P \approx \frac{1}{2}CV_{dd}^2f$

- Some pass-through loss (V momentarily shorted)



# CMOS Dynamic Power Reduction

How can you reduce Dynamic Power?

- Reduce  $C$  – scaling
- Reduce  $V_{dd}$  – eventually hit transistor limit
- Reduce  $\alpha$  (design level)
- Reduce  $f$  – makes processor slower



# CMOS Static Power

- Leakage Current – bigger issue as scaling smaller.  
Forecast at one point to be 20-50% of all chip power before mitigations were taken.
- Various kinds of leakage (Substrate, Gate, etc)
- Linear with Voltage:  $P_{static} = I_{leakage}V_{dd}$




# Leakage Mitigation

- SOI – Silicon on Insulator (AMD, IBM but not Intel)
- High-k dielectric – instead of  $\text{SiO}_2$  use some other material for gate oxide (Hafnium)
- Transistor sizing – make only critical transistors fast; non-critical can be made slower and less leakage prone
- Body-biasing
- Sleep transistors




# Total Energy

- $E_{tot} = [P_{dynamic} + P_{static}]t$
- $E_{tot} = [(C_{tot}V_{dd}^2\alpha f) + (N_{tot}I_{leakage}V_{dd})]t$



# Delay

- $T_d = \frac{C_L V_{dd}}{\mu C_{ox} (\frac{W}{L}) (V_{dd} - V_t)}$
- Simplifies to  $f_{MAX} \sim \frac{(V_{dd} - V_t)^2}{V_{dd}}$
- If you lower f, you can lower  $V_{dd}$



# Thermal Issues

- Temperature and Heat Dissipation are closely related to Power
- If thermal issues, need heatsinks, fans, cooling



# Metrics to Optimize

- Power
- Energy
- MIPS/W, FLOPS/W (don't handle quadratic V well)
- $Energy * Delay$
- $Energy * Delay^2$



# Power Optimization

- Does not take into account time. Lowering power does no good if it increases runtime.



# Energy Optimization

- Lowering energy can affect time too, as parts can run slower at lower voltages



# Energy Delay – $\text{Watt}/t * t$

- Horowitz, Indermaur, Gonzalez (Low Power Electronics, 1994)
- Need to account for delay, so that lowering Energy does not make delay (time) worse
- Voltage Scaling – in general scaling low makes transistors slower
- Transistor Sizing – reduces Capacitance, also makes transistors slower



- Technology Scaling – reduces  $V$  and power.
- Transition Reduction – better logic design, have fewer transitions  
Get rid of clocks? Asynchronous? Clock-gating?

- Example with inverse ED (higher better):

|             |          |           |                               |
|-------------|----------|-----------|-------------------------------|
| Alpha 21064 | SPEC=155 | Power=30W | $\text{SPEC}^2/\text{W}=800$  |
| PPC603      | SPEC=80  | Power=3W  | $\text{SPEC}^2/\text{W}=2100$ |



# Energy Delay Squared– $E \cdot t \cdot t$

- Martin, Nyström, Péntzes – Power Aware Computing, 2002
- Independent of Voltage in CMOS
- $E \cdot t$  can be misleading  
 $E_a = 2E_b$ ,  $t_a = t_b/2$   
Reduce voltage by half,  $E_a = E_a/4$ ,  $t_a = 2t_a$ ,  $E_a = E_b/2$ ,  
 $t_a = t_b$
- Can have arbitrary large number of delay terms in Energy



product, squared seems to be good enough

