# ECE 471 – Embedded Systems Lecture 10

Vince Weaver

http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu

25 September 2019

#### **Announcements**

How is HW#3 going?

• Reminder, we do have a TA



#### **HW2** Review

- Everyone seems to be accessing the Pi OK
- Be sure to follow directions!
- Put your name in the README
- Testing. How can you test? wc −1
- Watch for off-by-one errors
- Comment your code!
- Also watch out for compiler warnings! (Though each compiler version might have different warnings)
- Error handling! especially for command line parsing



- Most C code OK.
   Be sure if it says print 20 lines that you do, not 21.
   Colors seem not to be a problem.
- more info on ls. Looking for man. "info" or ls --help
- Is -a shows hidden files. Hidden files on UNIX
- Why use Linux? open-source, because it's free. Not a bad operating system overall.
   why is open source code? Is it good? Can it be bad?




# **ARM Instruction Set Encodings**

- ARM 32 bit encoding
- THUMB 16 bit encoding
- THUMB-2 THUMB extended with 32-bit instructions
  - STM32L only has THUMB2
  - Original Raspberry Pis do not have THUMB2
  - Raspberry Pi 2/3 does have THUMB2
- THUMB-EE extensions for running in JIT runtime
- AARCH64 64 bit. Relatively new. Completely different from ARM32



## Recall the ARM32 encoding

$$ADD\{S\} < c > < Rd > , < Rn > , < Rm > \{ , < shift > \}$$



Immediate value (if immediate)



#### THUMB-2

- Extension of THUMB to have both 16-bit and 32-bit instructions
- The 32-bit instructions are not the standard 32-bit ARM instructions.
- Most 32-bit ARM instructions have 32-bit THUMB-2 equivalents except ones that use conditional execution.
   The it instruction was added to handle this.
- rsc (reverse subtract with carry) removed
- Most cannot have PC as src/dest



- Shifts in ALU instructions are by constant, cannot shift by register like in arm32
- THUMB-2 code can assemble to either ARM-32 or THUMB2
  - The assembly language is compatible.
  - Common code can be written and output changed at time of assembly.
- Instructions have "wide" and "narrow" encoding.
   Can force this (add.w vs add.n).
- Need to properly indicate "s" (set flags).
   On regular THUMB this is assumed.



#### **THUMB-2 Coding**

- See test\_thumb2.s
- Use .syntax unified at beginning of code
- Use .arm or .thumb to specify mode



#### **New THUMB-2 Instructions**

- BFI bit field insert
- RBIT reverse bits
- movw/movt 16 bit immediate loads
- TB table branch
- IT (if/then)
- cbz compare and branch if zero; only jumps forward



#### Thumb-2 12-bit immediates

```
top 4 bits 0000 -- 00000000 00000000 00000000 abcdefgh 0001 -- 00000000 abcdefgh 00000000 abcdefgh 0010 -- abcdefgh 00000000 abcdefgh 00000000 0011 -- abcdefgh abcdefgh abcdefgh abcdefgh rotate bottom 7 bits 0x80 right by top 5 bits 01000 -- 1bcdefgh 00000000 00000000 000000000 .... 11111 -- 000000000 00000000 000000001 bcdefgh0
```



## Compiler

- Original RASPBERRY PI DOES NOT SUPPORT THUMB2
- gcc -S hello\_world.c
   By default is arm32
- gcc -S -march=armv5t -mthumb hello\_world.c
   Creates THUMB (won't work on Raspberry Pi due to HARDFP arch)
- -mthumb -march=armv7-a Creates THUMB2



# IT (If/Then) Instruction

- Allows limited conditional execution in THUMB-2 mode.
- The directive is optional (and ignored in ARM32)
   the assembler can (in-theory) auto-generate the IT instruction
- Limit of 4 instructions



# **Example Code**

```
it cc
addcc r1,r2
itete cc
addcc r1,r2
addcs r1,r2
addcc r1,r2
addcc r1,r2
```



#### 11 Example Code



#### **AARCH64**

- 32-bit fixed instruction encoding
- 32 64-bit GP registers
  - $\circ x0 x7 = args$
  - $\circ$  x8 x18 = temp (x8=syscall num during syscall)
  - $\circ x19-x28 = callee saved$
  - $\circ x29 = frame pointer$
  - $\circ x30 = link register$
  - $\circ x31 = zero register or stack pointer$
- PC is not a GP register



- only branches conditional
- no load/store multiple
- No thumb




## **Code Density**

- Overview from my 11 ICCD'09 paper
- Show code density for variety of architectures, recently added Thumb-2 support.
- Shows overall size, though not a fair comparison due to operating system differences on non-Linux machines



# **Code Density – overall**






#### **Izss** compression

- Printing routine uses Izss compression
- Might be more representative of potential code density



#### **Code Density – Izss**





#### Put string example

```
.equ SYSCALL_EXIT,
.equ SYSCALL_WRITE,
.equ STDOUT,
      .globl _start
_start:
            r1,=hello
      ldr
      bl
           print_string
                                @ Print Hello World
      ldr
         r1,=mystery
      bl
         print_string
      ldr r1,=goodbye
                                /* Print Goodbye */
            print_string
      bl
      # Exit
      exit:
            r0,#5
      mov
            r7,#SYSCALL_EXIT
                                0 put exit syscall number (1) in eax
      mov
```



```
0 \times 0
                                         @ and exit
        swi
        #==========
        # print string
        #==========
        # Null-terminated string to print pointed to by r1
        # r1 is trashed by this routine
print_string:
                {r0,r2,r7,r10}
        push
                                         @ Save r0, r2, r7, r10 on stack
                                         @ Clear Count
                r2,#0
        mov
count_loop:
        add
                r2, r2, #1
                                         @ increment count
        ldrb
                r10,[r1,r2]
                                         @ load byte from address r1+r2
                r10,#0
                                         @ Compare against 0
        cmp
                                         @ if not 0, loop
        bne
                count_loop
                ro, #STDOUT
                                         @ Print to stdout
        mov
                r7, #SYSCALL_WRITE
                                         @ Load syscall number
        mov
                0 \times 0
                                         @ System call
        swi
                {r0,r2,r7,r10}
                                         @ pop r0, r2, r7, r10 from stack
        pop
```



mov pc,lr @ Return to address stored in @ Link register

#### .data

hello: .string "Hello $_{\square}$ World! $\n$ " @ includes null at end

mystery: .byte 63,0x3f,63,10,0 @ mystery string

goodbye: .string "Goodbye! $\n$ " @ includes null at end



# **ARM32 Assembly Review**



#### **Arithmetic Instructions**

Operate on 32-bit integers. Most of these take optional s to set status flag

adc	v1	add with carry
add	v1	add
rsb	v1	reverse subtract (immediate - rX)
rsc	v1	reverse subtract with carry
sbc	v1	subtract with carry
sub	v1	subtract



# **Logic Instructions**

and	v1	bitwise and
bfc	??	bitfield clear, clear bits in reg
bfi	??	bitfield insert
bic	v1	bitfield clear: and with negated value
clz	v7	count leading zeros
eor	v1	exclusive or (name shows 6502 heritage)
orn	v6	or not
orr	v1	bitwise or



# **Register Manipulation**

mov, movs	v1	move register
mvn, mvns	v1	move inverted



## **Loading Constants**

• In general you can get a 12-bit immediate which is 8 bits of unsigned and 4-bits of even rotate (rotate by 2\*value).

0											7	6	5	4	3	2	1	0
1 1	1	0											7	6	5	4	3	2
2	3	2	1	0											7	6	5	4
15									7	6	5	4	3	2	1	0		

This allows any single bit mask, and also allows masking of any four sub-bytes.

You can specify you want the assembler to try to make



the immediate for you: ldr r0,=0xff

ldr r0,=label

If it can't make the immediate value, it will store in nearby in a literal pool and do a memory read.



#### **Barrel Shift in ALU instructions**

If second source is a register, can optionally shift:

- LSL Logical shift left
- LSR Logical shift right
- ASR Arithmetic shift right
- ROR Rotate Right
- RRX Rotate Right with Extend
   bit zero into C, C into bit 31 (33-bit rotate)
- Why no ASL?
- Adding s lsls, lsrs puts shifted out bit into C.



- shift pseudo instructions
   lsr r0, #3 is same as mov r0,r0 LSR #3
- For example:

```
add r1, r2, r3, lsr #4
r1 = r2 + (r3>>4)
```

Another example (what does this do):
 add r1, r2, r2, lsl #2



# **Multiply Instructions**

Fast multipliers are optional For 64-bit results,

mla	v2	multiply two registers, add in a third (4 arguments)
mul	v2	multiply two registers, only least sig 32bit saved
smlal	v3M	$32 \times 32 + 64 = 64$ -bit (result and add source, reg pair rdhi,rdlo)
smull	v3M	$32 \times 32 = 64$ -bit
umlal	v3M	unsigned 32x32+64 = 64-bit
umull	v3M	unsigned 32x32=64-bit



#### **Divide Instructions**

- On some machines it's just not there. Original Pi. Why?
- What do you do if you want to divide?
- Shift and subtract (long division)
- Multiply by reciprocal.



#### **Prefixed instructions**

Most instructions can be prefixed with condition codes:

EQ, NE	(equal)	Z = = 1/Z = = 0			
MI, PL	(minus/plus)	N==1/N==0			
HI, LS	(unsigned higher/lower)	C = 1&Z = 0/C = 0 Z = 1			
GE, LT	(greaterequal/lessthan)	N==V/N!=V			
GT, LE	(greaterthan, lessthan)	N==V&Z==0/N!=V Z==1			
CS,HS, CC,LO	(carry set,higher or same/clear)	C = = 1, C = = 0			
VS, VC	(overflow set / clear)	V==1,V==0			
AL	(always)	(this is the default)			



# **Setting Flags**

• add r1,r2,r3

• adds r1,r2,r3 – set condition flag

 addeqs r1,r2,r3 – set condition flag and prefix compiler and disassembler like addseq, GNU as doesn't?



#### **Conditional Execution**

```
if (x == 1)
    a+=2;
else
    b-=2;

cmp    r1, #5
addeq    r2,r2,#2
subne    r3,r3,#2
```

# Load/Store Instructions

ldr	v1	load register
ldrb	v1	load register byte
ldrd	v5	load double, into consecutive registers (Rd even)
ldrh	v1	load register halfword, zero extends
ldrsb	v1	load register signed byte, sign-extends
Idrsh	v1	load register halfword, sign-extends
str	v1	store register
strb	v1	store byte
strd	v5	store double
strh	v1	store halfword



#### **Addressing Modes**

- Regular
  - oldrb r1, [r2] @ register
  - oldrb r1, [r2,#20] @ register/offset
  - oldrb r1, [r2,+r3] @ register + register
  - oldrb r1, [r2,-r3] @ register register
  - $\circ$  ldrb r1, [r2,r3, LSL #2] @ register +/- register, shift
- Pre-index. Calculate address, load, then store back
  - oldrb r1, [r2, #20]! @ pre-index. Load from



- r2+20 then write back into r2
- oldrb r1, [r2, r3]! @ pre-index. register
- oldrb r1, [r2, r3, LSL #4]! @ pre-index. shift
- Post-index: load from base, then add in and write new value to base
  - o ldrb r1, [r2],#+1 @ post-index. load, then add value to r2
  - oldrb r1, [r2],r3 @ post-index register
  - oldrb r1, [r2],r3, LSL #4 @ post-index shift



### Why some of these?

- ldrb r1, [r2,#20] @ register/offset
   Useful for structs in C (i.e. something.else=4;)
- ldrb r1, [r2,r3, LSL #2] @ register +/- register, shift

Useful for indexing arrays of integers (a[5]=4;)



## **Comparison Instructions**

#### Updates status flag, no need for s

cmp	v1	compare (subtract but discard result)
cmn	v1	compare negative (add)
teq	v1	tests if two values equal (xor) (preserves carry)
tst	v1	test (and)



#### **Control-Flow Instructions**

Can use all of the condition code prefixes. Branch to a label, which is  $\pm$ /- 32MB from PC

b	v1	branch
bl	v1	branch and link (return value stored in Ir )
bx	v4t	branch to offset or reg, possible THUMB switch
blx	v5	branch and link to register, with possible THUMB switch
mov pc,lr	v1	return from a link



## Load/Store multiple (stack?)

In general, no interrupt during instruction so long instruction can be bad in embedded Some of these have been deprecated on newer processors

- Idm load multiple memory locations into consecutive registers
- stm store multiple, can be used like a PUSH instruction
- push and pop are thumb equivalent



Can have address mode and ! (update source):

- IA increment after ( start at Rn)
- IB increment before ( start at Rn+4)
- DA decrement after
- DB decrement before

Can have empty/full. Full means SP points to a used location, Empty means it is empty:

• FA - Full ascending



- FD Full descending
- EA Empty ascending
- ED Empty descending

Recent machines use the "ARM-Thumb Proc Call Standard" which says a stack is Full/Descending, so use LDMFD/STMFD.

What does stm SP!, {r0,lr} then ldm SP!, {r0,PC,pc} do?



### **System Instructions**

- svc, swi software interrupt takes immediate, but ignored.
- mrs, msr copy to/from status register. use to clear interrupts? Can only set flags from userspace
- cdp perform coprocessor operation
- mrc, mcr move data to/from coprocessor
- Idc, stc load/store to coprocessor from memory



Co-processor 15 is the *system control coprocessor* and is used to configure the processor. Co-processor 14 is the debugger 11 is double-precision floating point 10 is single-precision fp as well as VFP/SIMD control 0-7 vendor specific



#### Other Instructions

- swp atomic swap value between register and memory (deprecated armv7)
- Idrex/strex atomic load/store (armv6)
- wfe/sev armv7 low-power spinlocks
- pli/pld preload instructions/data
- dmb/dsb memory barriers



#### **Pseudo-Instructions**

adr	add immediate to PC, store address in reg
nop	no-operation



### Fancy ARMv6

- mla multiply/accumulate (armv6)
- mls multiply and subtract
- pkh pack halfword (armv6)
- qadd, qsub, etc. saturating add/sub (armv6)
- rbit reverse bit order (armv6)
- rbyte reverse byte order (armv6)
- rev16, revsh reverse halfwords (armv6)
- sadd16 do two 16-bit signed adds (armv6)
- sadd8 do 4 8-bit signed adds (armv6)



- sasx − (armv6)
- sbfx signed bit field extract (armv6)
- sdiv signed divide (only armv7-R)
- udiv unsigned divide (armv7-R only)
- sel select bytes based on flag (armv6)
- sm\* signed multiply/accumulate
- setend set endianess (armv6)
- sxtb sign extend byte (armv6)
- tbb table branch byte, jump table (armv6)
- teq test equivalence (armv6)
- u\* unsigned partial word instructions



### **Floating Point**

ARM floating point varies and is often optional.

- various versions of vector floating point unit
- vfp3 has 16 or 32 64-bit registers
- Advanced SIMD reuses vfp registers
   Can see as 16 128-bit regs q0-q15 or 32 64-bit d0-d31 and 32 32-bit s0-s31
- SIMD supports integer, also 16-bit?
- Polynomial?
- FPSCR register (flags)



### **Setting Flags**

• add r1,r2,r3

• adds r1,r2,r3 – set condition flag

 addeqs r1,r2,r3 – set condition flag and prefix compiler and disassembler like addseq, GNU as doesn't?



#### **Conditional Execution**

```
if (x == 5)
    a+=2;
else
    b-=2;

cmp r1, #5
bne else
    add r2,r2,#2
    b done
else:
    sub r3,r3,#2
done:
```

cmp r1, #5



addeq r2,r2,#2

subne r3,r3,#2

