# ECE 471 – Embedded Systems Lecture 10

Vince Weaver

https://web.eece.maine.edu/~vweaver

vincent.weaver@maine.edu

24 September 2025

#### **Announcements**

- Don't forget HW#3
- HW#2 partly graded (delayed by the network outage yesterday)



### HW2 Review - General

- Most people seem to be accessing the Pi OK
- Be sure to follow directions!
- Put your name in the README
- Testing. How can you test? wc −1



## HW2 Review - C Code

- Comment your code!
- Be sure if it says print 15 lines that is does.
- Watch for off-by-one errors
- Colors seem not to be a problem.
- Also watch out for compiler warnings! (Though each compiler version might have different warnings)
- Error handling! especially for command line parsing



## HW2 Review - Questions

- more info on ls. Looking for man. "info" or ls --help
- Is -a shows hidden files. Hidden files on UNIX
- Why use C? close to hardware, easier than assembly, etc. careful with "faster". It often is, but give reasoning and what you are comparing (faster than python? asm?)



## HW2 Review - Connecting to the Pi

- People connecting OK?
- Originally point of Pi was cheap board and you possibly already had SD card, USB-keyboard (from desktop), USB-micro charger, and HDMI cable floating around. Modern Pis more difficult, mostly the micro-HDMI cable which I don't think anyone has.
- Network? ssh? VNC? keyboard/screen? Bluetooth?



## **ARM Instruction Set Encodings**

- ARM 32 bit encoding
- THUMB 16 bit encoding
- THUMB-2 THUMB extended with 32-bit instructions
  - STM32L only has THUMB2
  - Original Raspberry Pis do not have THUMB2
  - Raspberry Pi 2/3 does have THUMB2
- THUMB-EE extensions for running in JIT runtime
- AARCH64 64 bit. Relatively new. Completely different from ARM32




#### Note on 32-bit Architectures

- Push to stop supporting 32-bits on Linux and others
- x86-32 mostly still around due to games/steam
- ARM32 will hang around in Linux due to embedded
- Other companies (like Apple) drop 32-bit because they can, also it adds testing workload for software, also hardware needs more transistors/power (and testing) for 32-bit code paths



## Recall the ARM32 encoding

$$ADD\{S\} < c > < Rd > , < Rn > , < Rm > \{ , < shift > \}$$



Immediate value (if immediate)



## Why Code Density

- Smaller code can be better
- Lower resources: Cheaper? If you can fit more features into smaller RAM or disk you can save money
- Faster? It depends. Modern chips are really hard to predict, but if your processor has Caches and you can fit better in instruction cache it can potentially speed things up a lot



## **Compact RISC Assembly Encodings**

- A real problem on embedded systems, RISC code is not very compact
- Pretty much all embedded architectures ended up with alternate more compact encoding
- POWERPC has one, MIPS has various (look up), SH3 started that way, RISCV has C (compressed) extension
- ARM was one of the first with THUMB



#### **THUMB**

- Most instructions length 16-bit (a few 32-bit)
- Only r0-r7 accessible normally add, cmp, mov can access high regs
- Some operands (sp, Ir, pc) implicit
   Can't always update sp or pc anymore.
- No prefix/conditional execution
- Only two arguments to opcodes
   (some exceptions for small constants: add r0,r1,#1)
- 8-bit constants rather than 12-bit



- Limited addressing modes: [rn,rm], [rn,#imm],
   [pc|sp,#imm]
- No shift parameter ALU instructions
- Makes assumptions about "S" setting flags
   (gas doesn't let you superfluously set it, causing problems
   if you naively move code to THUMB-2)
- new push/pop instructions (subset of ldm/stm), neg (to negate), asr,lsl,lsr,ror, bic (logic bit clear)



## THUMB/ARM interworking

- See print\_string\_armthumb.s
- BX/BLX instruction to switch mode.
   Sets/clears the T (thumb) flag in status register
   If target is a label, always switchmode
   If target is a register, low bit of 1 means THUMB, 0 means ARM
- Can also switch modes with ldrm, ldm, or pop with PC as a destination (on armv7 can enter with ALU op with PC destination)



• Can use .thumb directive, .arm for 32-bit.



### THUMB-2

- You have already used Thumb-2 w/o realizing it in ECE271
- Many ARM Cortex-M chips only support Thumb-2 and not ARM32



#### **THUMB-2** details

- Extension of THUMB to have both 16-bit and 32-bit instructions
- The 32-bit instructions are not the standard 32-bit ARM instructions.
- Most 32-bit ARM instructions have 32-bit THUMB-2 equivalents except ones that use conditional execution.
   The it instruction was added to handle this.
- rsc (reverse subtract with carry) removed
- Most cannot have PC as src/dest



- Shifts in ALU instructions are by constant, cannot shift by register like in arm32
- THUMB-2 code can assemble to either ARM-32 or THUMB2
  - The assembly language is compatible.
  - Common code can be written and output changed at time of assembly.
- Instructions have "wide" and "narrow" encoding.
   Can force this (add.w vs add.n).
- Need to properly indicate "s" (set flags).
   On regular THUMB this is assumed.



## **THUMB-2 Coding**

- See test\_thumb2.s
- Use .syntax unified at beginning of code
- Use .arm or .thumb to specify mode



#### **New THUMB-2 Instructions**

- BFI bit field insert
- RBIT reverse bits
- movw/movt 16 bit immediate loads
- TB table branch
- IT (if/then)
- cbz compare and branch if zero; only jumps forward



#### Thumb-2 12-bit immediates

```
top 4 bits 0000 -- 00000000 00000000 00000000 abcdefgh 0001 -- 00000000 abcdefgh 00000000 abcdefgh 0010 -- abcdefgh 00000000 abcdefgh 00000000 0011 -- abcdefgh abcdefgh abcdefgh abcdefgh rotate bottom 7 bits 0x80 right by top 5 bits 01000 -- 1bcdefgh 00000000 00000000 000000000 .... 11111 -- 000000000 00000000 000000001 bcdefgh0
```



## **Generating with Compiler**

- Original RASPBERRY PI DOES NOT SUPPORT THUMB2
- gcc -S hello\_world.c
   By default is arm32
- gcc -S -march=armv5t -mthumb hello\_world.c
   Creates THUMB (won't work on Raspberry Pi due to HARDFP arch)
- -mthumb -march=armv7-a+fp Creates THUMB2 for pi



## IT (If/Then) Instruction

- Allows limited conditional execution in THUMB-2 mode.
- The directive is optional (and ignored in ARM32)
   the assembler can (in-theory) auto-generate the IT instruction
- Limit of 4 instructions



## **Example Code**

```
it cc
addcc r1,r2
itete cc
addcc r1,r2
addcs r1,r2
addcc r1,r2
addcc r1,r2
```



## 11 Example Code



#### **AARCH64**

- 32-bit fixed instruction encoding
- 32 64-bit GP registers
  - $\circ x0 x7 = args$
  - $\circ$  x8 x18 = temp (x8=syscall num during syscall)
  - $\circ x19-x28 = callee saved$
  - $\circ x29 = frame pointer$
  - $\circ x30 = link register$
  - $\circ x31 = zero register or stack pointer$
- PC is not a GP register



- only branches conditional
- no load/store multiple
- No thumb
- TODO: more info on differences




## **Code Density**

- Overview from my 11 ICCD'09 paper
- Show code density for variety of architectures, recently added Thumb-2 support.
- Shows overall size, though not a fair comparison due to operating system differences on non-Linux machines



# **Code Density – overall**






## **Izss** compression

- Printing routine uses Izss compression
- Might be more representative of potential code density



## **Code Density – Izss**





## Put string example

```
.equ SYSCALL_EXIT,
                   1
.equ SYSCALL_WRITE,
.equ STDOUT,
      .globl _start
_start:
      ldr
             r1,=hello
          print_string
      bl 
                                 @ Print Hello World
      ldr r1,=mystery
      bl
           print_string
      ldr
         r1,=goodbye
                                /* Print Goodbye */
             print_string
      bl
      # Exit
      exit:
             r0,#5
      mov
             r7, #SYSCALL_EXIT
                                 @ put exit syscall number (1) in eax
      mov
                                 @ and exit
             0 \times 0
      swi
```



```
#==========
        # print string
        #=========
        # Null-terminated string to print pointed to by r1
        # r1 is trashed by this routine
print_string:
               \{r0, r2, r7, r10\}
                                        @ Save r0, r2, r7, r10 on stack
        push
                r2,#0
                                        @ Clear Count
        mov
count_loop:
            r2,r2,#1
        add
                                        @ increment count
        ldrb r10,[r1,r2]
                                        @ load byte from address r1+r2
                r10,#0
                                        @ Compare against 0
        cmp
                count_loop
                                        @ if not 0, loop
        bne
                                        @ Print to stdout
                r0,#STDOUT
        mov
                r7, #SYSCALL_WRITE
                                        @ Load syscall number
        mov
                0 \times 0
                                        @ System call
        swi
                {r0,r2,r7,r10}
                                        @ pop r0, r2, r7, r10 from stack
        pop
                                        @ Return to address stored in
                pc,lr
        mov
```



#### @ Link register

#### .data

