ECE 571 – Advanced Microprocessor-Based Design Lecture 26

Vince Weaver
https://web.eece.maine.edu/~vweaver

vincent.weaver@maine.edu

8 November 2024

Announcements

- Homework 8 due (hopefully you read the papers)
- Don't forget the project ideas
- No class Monday
- Further readings:
 - O https://semiengineering.com/dram-thermal-issues-reach-crisis-point/
 - O https://www.semianalysis.com/p/the-memory-wall
 - An Experimental Setup to Evaluate RAPL Energy Counters for Heterogeneous Memory by Alt et al.



Midterm Returned

- Went over the midterm
- Average was 85



HW#7 Review

- Number of TLB events, 6 predefined 50 vendor. Tedious to count? Could grep/pipe into wc
- Naive matrix multiply, STLB
 - ∘ regular: 23kload 9kstore 0major, 1609 minor
 - o swapped: 576kload 70kstore, 0 major, 1638 minor
 - Why not more pagefaults? Kernel stat wrong? Prefaulting by kernel?
 - Odd major faults always 0
 - /usr/bin/time -v



major only means goes to disk, in our case we are allocating memory and filling it so no going to disk
So why not paging of executable in? Well the first time you run it after boot there should be, but after that likely in disk cache so not need to go to disk.
Note a TLB miss does not always equal a page fault

 Number of pages to cover 24MB, true that in theory also needs some 2nd-level pages too (hard to know how many without knowing where in memory things are): 6000. Note anything about minor page faults we saw? (program is doing a 1024×1024 multiply, 8 byte doubles,



3 of them needed for MMM, so we'd expect more page faults than we got)

- It turns out modern processors (including Haswell-EP) can have page-prefetchers that prefetch next page into the TLB, which makes it hard to do this
- On Linux can use /proc/pid/maps and /proc/pid/pagemap to actually look at the page table mappings



Reading

A Validation of DRAM RAPL Power Measurements by Desrochers, Paradis and Weaver



Digression on Academic Papers



- Work I did with some students, undergrad and grad
- MEMSYS'16. conference. Won an "award".
- RAPL, powercapping. What's that good for?
- RAPL
 - Package
 - \circ Cores total
 - DRAM
 - GPU
 - SoC (skylake)



 Haswell-EP server with 80GB RAM is 13W of power that's not even with all slots full 428GFLOPS incidentally (2.1 GFLOPS/w) 130W CPU/16 cores, DRAM more than a core.



- Notes on the documentation. Intel tries, but their documentation can be a real pain sometimes, often conflicting and out of date. Also their terminology an be really confusing.
- We sort of noticed that Haswell desktop DRAM support was added accidentally, it was documented in some obscure sub-document (not the main documentation)
- PP0 (cores) does not seem to be supported on serverclass machines, again, Intel does not really say why



- Lack of timestamp is an issue, it makes it hard to measure small intervals, and also makes it easy to double-count some intervals if trying to do phase charts. Aggregate is mostly OK.
- Haswell-EP with "RAPL Mode 1" (Real measurement due to integrated voltage regulator)
- Again with documentation, the DRAM energy quantum was different, only obscurely mentioned (and people noticed when you got really bizzarre readings)
- Three ways to read RAPL results. A pain. PAPI makes this worse.



- RAPL measured using perf tool
- Related work: tried measuring DRAM on Sandybridge (the one Chad fried) but for whatever reason the HP server turned off support for some reason
- Related work: previous validations, including the original Intel authors, mostly had one fuzzy graph and that was it
- DRAM RAPL. Parametric model. Genetic algorithms. Calibrated at boot.



- Instrumenting the hardware P4 power connector ATX power measurement and previous students Why a hall effect sensors vs sense resistor? Tens of amps of power. 10A * .10hm = 1V voltage drop, 10W of power.
- DIMM extender card
 Various voltages (how many? how many relevant?)
 DDR3 has 5 voltages



- \circ VDD (main supply) 1.5V
- \circ VDDQ (I/O driver, but tied to VDD)
- VREFDQ reference
- VREFCA --reference
- \circ VDDSPD for the eeprom
- DDR4 Voltages
 - Vdd (main supply) 1.2V
 - Vtt termination
 - \circ Vpp activation 2.5V
 - \circ 12V not used on our dimms
 - \circ Vddspd eepro



∘ Vrefca – reference

- PCIe extender cards small resistance. Instrumentation amplifier Data acquisition board.
- Measure with perf.
- Synchronizing the measurements.
 - \circ Hard at high frequencies.
 - RAPL measured locally (you have to)
 - Voltages logged on separate machine
 - Used serial port triggered by perf to click one of lines on DAQ board



- \circ Other ways to do it?
- On green500 list/wattsup just use NTP to make sure within a second.
- RAPL overhead, only measure at 10Hz.
 Overhead of too many interrupts, writing to disk. Also power overhead.



Page 4-5-6

- Measurement accuracy concerns
 - Power conversion from 12V down (we measure after conversion)
 - \circ Synchronization
 - Long wires, breadboards
 - Non-linearity in instrumentation amplifier
 - BIOS firmware variation
 - Temperature dependencies
- Does putting the DIMM in make things better/worse?



 Overhead of using perf. 0.5W more power gathering at 100Hz. at 1kHz perf interrupts taking more than 25% of CPU time



Page 6-7

- Benchmark choice
 - \circ idle: sleep
 - dram: stream OpenMP
 - CPU/FP: Linpack, with BLAS: ATLAS, OpenBLAS, MLK
 - CPU/Int: gcc compiling PAPI
 - ∘ GPU: OpenCL ray-tracer, KSP



- Results
- Benefit of sharing all raw data
- Do Tables tell full story?
- Figure 8 can see on i5 under-report, plus really bad on Samsung
- Intel-MKL matches well
- Same DIMMs are being used
- CPU power rises above total power? Artifact of sample rates.



- Phase Plots. Do they, match well? Underestimate when idle, but spot on in a few cases.
- Haswell-EP results are better.
 Notice that Vpp never amounted to much



Easy Future Experiments

- Conduct same measurements on other machines SODIMMs? Skylake?
- Get another memory extender and see how it works with two DIMMs
- Measure RAPL overhead, can we run at 1kHz if we read MSR directly too a buffer w/o any other overhead? Still need a timer of some sort.



Another Reading

- Power Measurement Techniques on Standard Compute Nodes: A Quantitative Comparison
- Hackenberg, Ilsche, Schoene, Molka, Schmidt, Nagel, TU-Dresden
- ISPASS 2013 (Austin, TX)
- Tell bat story.



Page 1 + 2 + 3

- IPMI interface for server machines
 I had Chad look at this but he got weird results
- PDUs
- AC Instrumentation
 - ZES ZIMMER LMG450 (how much does it cost?)
 IPMI/PDU
- DC Instrumentation
 - p8 connector found it powers CPU and DRAM but not refresh?



- Hall effect sensor
- National instruments PCI-6255 DAQ
- \circ PCIe by using a 12V to ATX converter, measure 12V
- RAPL
- APM AMD Application Power Management have had problems with that. Only measure last 10ms?



- Synthetic Workloads
 - \circ sleep
 - \circ dgemm
 - memory
 - ∘ sin
 - \circ sqrt
 - mult-add
 - \circ OpenMP ping-poing
 - syscall (gettimeofday)



- Vampir from Dresden
- RAPL MSR 0.46us. Full scan 8.6us
- APM with libpci, 70us
- Synchronization: NTP, also "defined workload signal"



- PDUs have trouble, but the LMG450 did not
- Mainboard (ATX?) power consumption 33-35W
- p8 connector 1W to 100W
- Small enough sample rate, can see interrupts
- RAPL does not account for hyperthreading?
- APM results not as good
- Filtering
- SpecOMP



Results

- Measuring total energy of compute job all methods OK except maybe APM
- Coarse grained OK. Some people told them more than 1 sample/second won't work on AC due to filtering caps, but that's not what they saw. Don't use PDU/IPMI for this
- High resolution –

