ECE 571 – Advanced Microprocessor-Based Design Lecture 3

Vince Weaver http://www.eece.maine.edu/~vweaver vincent.weaver@maine.edu

9 September 2014

Announcements

- HW#1 will be posted today (or tomorrow)
- Hand out Haswell accounts
- For Thursday, read the paper *Producing Wrong Data Without Doing Anything Obviously Wrong!* by Mytkowicz, Diwan, Hauswirth and Sweeney, ASPLOS'09.



Hardware Performance Counters – Software Tools



PAPI (Performance API)

- Low-level Performance Measurement Interface
- Cross-platform
- Self-monitoring or Sampling
- C, C++, Fortran (or attach to running process)
- Basis for more advanced visualization tools. Vampir, Tau, PerfExpert, etc.



- Provides high-level access to timers
- Provides high and low-level access to performance counters
- Provides profiling support
- Provides system information
- Components
- Fine-grained instrumentation



PAPI Limitations

- In general have to modify source code
- Overhead included in program run



PAPI Platforms

- Linux perf_event
- Linux perfmon2/perfctr (mostly deprecated except Cray)
- \bullet IBM BlueGene P/Q
- Solaris
- FreeBSD
- IBM AIX



PAPI CPUs

- x86, MIC
- ARM
- Power
- SPARC
- Itanium
- MIPS



PAPI Components

- Appio I/O bandwidth
- BGPM IBM Bluegene extra
- Coretemp chip temp sensors, etc.
- CUDA NVidia GPU
- Infiniband high-speed network
- Imsensors chip sensors



- lustre parallel filesystem
- micpower power on Intel MIC (Xeon PHI)
- MX myrinet, high-speed network
- net generic Linux network
- NVML Nvidia power
- RAPL Intel Sandybridge/Ivybridge Power
- Stealtime Virtual Machine stealtime



• VMware – VMware stats



PAPI Tools

Note, unlike perf PAPI is rarely installed by default.

- papi_component_avail list all components on system
- papi_avail list all predefined events
- papi_native_avail list all native events



PAPI Instrumentation

Code has to be instrumented and linked against PAPI library.

Usually this is done manually, but some tools can do this automatically via binary instrumentation.



PAPI Timers

```
#include "papi.h"
int main(int argc, char **argv) {
      int retval;
      long long start_real_usecs,end_real_usecs;
      long long start_virt_usecs, end_virt_usecs;
      retval = PAPI_library_init(PAPI_VER_CURRENT);
      if (retval != PAPI_VER_CURRENT) {
         fprintf(stderr,"Wrong_PAPI_version\n");
      }
      start_real_usecs = PAPI_get_real_usec();
      start_virt_usecs = PAPI_get_virt_usec();
```

naive_matrix_multiply(0);



```
end_real_usecs = PAPI_get_real_usec();
end_virt_usecs = PAPI_get_virt_usec();
```

```
printf("Elapsed_real:_%lld\n",
        end_real_usecs-start_real_usecs);
printf("Elapsed_virt:_%lld\n",
        end_virt_usecs-start_virt_usecs);
```

```
return 0;
```



}

PAPI_get_real_usec() vs PAPI_get_virt_usec()

- PAPI_get_real_usec() wall-clock time maps to clock_gettime(CLOCK_REALTIME)
- PAPI_get_virt_usec()
 only time process is actually running
 maps to clock_gettime(CLOCK_THREAD_CPUTIME_ID)



Measuring Predefined Event

- We'll use the PAPI_TOT_INS pre-defined counter
- On Sandybridge this maps to INSTRUCTION_RETIRED
- Currently PAPI can have more elaborate pre-defined events than perf (can do linear combinations, etc).



PAPI_TOT_INS Measurement

```
#include "papi.h"
```

```
int main(int argc, char **argv) {
```

```
int retval, event_set=PAPI_NULL;
long long count;
```

```
retval = PAPI_library_init(PAPI_VER_CURRENT);
if (retval != PAPI_VER_CURRENT)
    fprintf(stderr, "Wrong_PAPI_version\n");
retval = PAPI_create_eventset( &event_set);
if (retval != PAPI_OK)
    fprintf(stderr, "Error erection overtset)r")
```



```
if (retval != PAPI_OK)
```

```
fprintf(stderr,"Error_adding_event\n");
retval = PAPI_start(event_set);
```

```
naive_matrix_multiply(0);
```

```
retval = PAPI_stop(event_set,&count);
printf("Total_instructions:__%lld\n",count);
```

```
return 0;
```



}

Results

vince@vincent-weaver-1:~/class\$./matrix_multiply.papi
Matrix multiply sum: s=27665734022509.746094
Total instructions: 945573824



PAPI Overflow

- PAPI Can do overflow, but only provides RAW Program Counter
- Need external tool if want more detailed info



PAPI Challenges

- perf is good enough
- Only as good as underlying interface
- Frustrated users move to other tools (likwid?)
- Lack of Developers
- Code Quality



Hardware Tools for Measuring Performance



What are Hardware Performance Counters?

- Registers on CPU that measure low-level system performance
- Available on most modern CPUs; increasingly found on GPUs, network devices, etc.
- Low overhead to read



Hardware Implementation of Counters

- Not much documentation available
- Jim Callister/Intel: "Confessions of a Performance Monitor Hardware Designer" 2005, Workshop on Hardware Performance Monitor Design
 - Transistors free, wires not. Also design time, validation, documentation, time to market. PMU has tentacles "everywhere" bringing data back to center.
 - Architect too much, lower performance, events don't



map well to hardware. Architect too little.. software design harder.

- Which events are important? Are cache misses important if don't hurt performance? (no stalls)
- Mapping events to signal difficult. On critical path.
 Not enough wires. Combining signals hard if distance between wires.
- Use logging. May miss events in "shadow" of another event being logged. Use random behavior?



Learning About the Counters

- Number of counters varies from machine to machine
- Available events different for every vendor and every generation
- Available documentation not very complete (Intel Vol3b, AMD BKDG, ARM ARM/TRM)



Low-level interface

- on x86: MSRs
- ARM: CP15 system control register



x86 MSRs

Model Specific Registers PerfEvtSel0, PerfEvtSel1, PerfCtr0, Perfctr1 Access with: rdmsr, wrmsr, rdpmc

31	2	4 23	22	20	19	18	17	16	15	8	7	0
	Counter Mask	I N V	E N	l N T	P C	E	0 S	U S R	Umask		Event Select	



ARM: CP15 registers on Cortex A9

- 6 counters available
- 58 events, 17 architectural, 41 A9 Specific, split between Approximate, Precise
- No way to specify kernel vs user (Cortex A15 does?)
- Cortex A9 has bug where PMU interrupts may be lost



CP15 Interface

- use mcr, mrc to move values in/out MRC p15,0,Rt,c9,c12,0 MCR p15,0,Rt,c9,c12,0
- Six EVNTCNT registers
- Cycle Counter register
- Six Event Config registers
- Count enable set/clear, count interrupt enable/clear,



overflow, software increment

- PMU management registers
- in general only privileged access (why) but can be configured to let users access.



Registers

- PMCR IMP/IDCODE (about implementer), N (number of counters, up to 32), Disable when prohibited (avoid counting in sensitive zones), X (export results to external debug hardware), D clock divider (optionally only count every 64th clock), Reset clock, reset all events, enable all events
- ENSET bitfield enabling events, also on read tells if all enabled



- ENCLR bitfield clearing events, disables the counters
- PMOVSR overflow flags for all events
- SWINC increment software counter
- PMSELR selects "current" counter
- PMCCNTR set/read cycle counter value
- EVTYPER sets which event is used for counter
- EVCNTR set/read event counter value



- USERENR allow user access to counters
- INTENSET enable bits for overflow interrupts
- INTENCLR clear bits for overflow interrupts



Overflow

- overflows after reaching 2**32
- If want to overflow earlier, init to a high value. So 0xc0000000 to overflow at 1 billion



Performance Counters and Java

This was asked about at the end of the last class. Here are the results of a quick literature search, not very thorough.



Sweeny et al. USENIX VM 2004

Using Hardware Performance Monitors to Understand the Behavior of Java Applications by Sweeney, Hauswirth, Cahoon, Cheng, Diwan, Grove, and Hind (USENIX VM 2004).

They found these challenges:

- Distinguish application instructions from VM instructions
- Handling threads
- Capture time-varying behavior of thread
- Handle threads migrating across CPUs



Sweeny et al. – continued

- They Modify the Jikes VM to generate thread traces on AIX.
- They gather per results with Pmapi and the SPECjbb2000 Benchmarks
- They add native methods to access counters and add code to save/restore counters on thread switch.
- This has an Overhead of 2%



Sweeny et al. – continued

Their results:

- Found IPC improvement over time as optimizer worked
- IPC got worse after garbage collection. Turns out compacting memory destroys cache.



Forst, Eclipsecon 2008

Analyzing Java Performance Using Hardware Performance Counters by Gary Frost (Eclipsecon 2008).

- hprof takes you to the method but not into the method.
- AMD CodeAnalyst. Uses HW perf counters, integrates with Eclipse. Allows mapping up with actual lines in Java code. Unclear exactly how this works (just a slide deck, not a paper).



Schneider and Gross – LCPC2005

Using Platform-Specific Performance Counters for Dynamic Compilation Schneider and Gross, LCPC2005.

- VM/JIT. Plan to use counters to help optimize JIT.
- Use custom kernel module, Pentium 4
- Table of methods, list of where each byte code starts. Once get address have to do binary search to find which byte code it matches.



Georges et al. – OOPSLA 2007

Statistically Rigorous Java Performance Evaluation by Georges, Buytaert, Eeckhout (Oopsla07).

Sources of non-determinism in Java Programs:

- JIT compilation (timer-based sampling might lead to different JIT invocation times)
- Thread scheduling
- Garbage collection
- System interrupts



Georges et al. – continued

- Problem reporting "best" run versus 95% confidence interval
- They found it changes conclusions.
- Methodology is important



Counter Determinism



Uses of Counter Determinism

- Validating simulators
- Generating Basic Block Vectors
- Performing Feedback-Directed Optimization
- Hardware Checkpointing/Rollback
- Intrusion Analysis
- Parallel Deterministic Execution (Deterministic Locking)



Determinism vs Overcount

- Determinism same count every time you run
- Overcount an event counts more than the expected amount



HW Sources of Non-Determinism

- Operating-System interaction
- Program Layout
- Measurement Overhead
- Multi-processor variation
- Hardware Issues



SW Sources of Non-Determinism

- Accessing changing values, such as time
- Pointer-value dependencies



Problems fount on x86_64

- Hardware Interrupt Interference extra counts due to HW interrupts. This includes page faults.
- Instruction Overcounts some counters are buggy and count extra
- FP exception/Lazy FP Handling
- Instructions that count uops rather than instructions



x86 Deterministic Counters

- Core2: Retired Stores
- Westmere, SNB, IVB: Conditional Branches



Mytkowicz et al. ASPLOS 2009

Producing Wrong Data Without Doing Anything Obviously Wrong. Mytkowicz, Diwan, Hauswirth, Sweeney: ASPLOS 2009.

- Measurement bias
- Simple experiment, seeing if -03 compiler optimization is better not straightforward
- Changing environment variable size affects cycle count.



- Changing link order can change performance more than compiler optimization
- It varies by machine and by compiler



Counter Accuracy Conclusion

Results are not meant to scare you or say to not use counters.

Just remember they are not perfect and keep in mind their limitations as you use them.

