ECE 571 – Advanced Microprocessor-Based Design Lecture 14

Vince Weaver

http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu

2 October 2020

Announcements

• HW#4 was due

• HW#5 (caches) will be assigned



Virtual vs Physical Addressing

Programs operate on Virtual addresses.

- PIPT, PIVT (Physical Index, Physical/Virt Tagged) easiest but requires TLB lookup to translate in critical path
- VIPT, VIVT (Virtual Index, Physical/Virt Tagged) No need for TLB lookup, but can have aliasing between processes. Can use page coloring, OS support, or ASID (address space id) to keep things separate



Cache Miss Types

- Compulsory (Cold) miss because first time seen
- Capacity wouldn't have been a miss with larger cache
- Conflict miss caused by conflict with another address (would not have been miss with fully assoc cache)
- Coherence miss caused by other processor



Fixing Compulsory Misses

Prefetching

- Hardware Prefetchers very good on modern machines.
 Automatically bring in nearby cachelines.
- Software loading values before needed also special instructions available
- Large-blocksize of caches. A load brings in all nearby values in the rest of the block.



Fixing Capacity Misses

Build Bigger Caches



Fixing Conflict Misses

- More Ways in Cache
- Victim Cache
- Code/Variable Alignment, Cache Conscious Data Placement



Fixing Coherence Misses

 False Sharing – independent values in a cache line being accessed by multiple cores



Cache Parameters Example 1

32kB cache (2^{15}) , direct mapped (2^{0}) 32 Byte linesize (2^{5}) , 32-bit address size (2^{32})

```
offset = log_2(linesize) = 5 bits lines = log_2((cachesize/\#ways)/linesize) = 1024 lines (10 bits)
```

tag = addresssize - (offset bits + line bits) = 17 bits

tag	line	offset	
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15	14 13 12 11 10 9 8 7 6 5	4 3 2 1 0	



Cache Parameters Example 2

32kB cache (2^{15}) , 4-way (2^2) 32 Byte linesize (2^5) , 32-bit address size (2^{32})

```
offset = log_2(linesize) = 5 bits lines = log_2((cachesize/\#ways)/linesize) = 256 lines (8 bits)
```

tag = addresssize - (offset bits + line bits) = 19 bits

tag	line	offset
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13	12 11 10 9 8 7 6 5	4 3 2 1 0



Cache Example

512 Byte cache, 2-Way Set Associative, with 16 byte lines, LRU replacement.

24-bit tag, 16 lines (4 bits), 4-bit offset.

tag	line	offset	
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4	3 2 1 0	



Cache Example 1



			Way 0					Way 1	
line	V	D	LRU	Tag		V	D	LRU	Tag
0	1	0	0	0000 00		0			
1	0					0			
2	0					0			
3	0					0			
4	0					0			
5	0					0			
					•				
b	0					0			
С	0					0			
d	0					0			
е	0					0			
f	0					0			

Miss, Cold

			Way 0				Way 1	
line	V	D	LRU	Tag	V	D	LRU	Tag
0	1	0	0	0000 00	0			
1	0				0			
2	0				0			
3	0				0			
4	0				0			
5	0				0			
b	0				0			
С	0				0			
d	0				0			
е	0				0			
f	0				0			



			Way 0				Way 1	
line	V	D	LRU	Tag	V	D	LRU	Tag
0	1	0	0	0000 00	0			
1	1	0	0	0000 00	0			
2	0				0			
3	0				0			
4	0				0			
5	0				0			
b	0				0			
С	0				0			
d	0				0			
е	0				0			
f	0				0			

Miss, Cold

			Way 0				Way 1	
line	V	D	LRU	Tag	V	D	LRU	Tag
0	1	0	0	0000 00	0			
1	1	0	1	0000 00	1	0	0	8000 00
2	0				0			
3	0				0			
4	0				0			
5	0				0			
b	0				0			
С	0				0			
d	0				0			
е	0				0			
f	0				0			

Miss, Cold

ldb r1, 0xC0000010

			Way 0				Way 1	
line	V	D	LRU	Tag	V	D	LRU	Tag
0	1	0	0	0000 00	0			
1	1	0	0	C000 00	1	0	1	8000 00
2	0				0			
3	0				0			
4	0				0			
5	0				0			
b	0				0			
С	0				0			
d	0				0			
е	0				0			
f	0				0			

Miss, Cold (never in cache previously)

			Way 0				Way 1	
line	V	D	LRU	Tag	V	D	LRU	Tag
0	1	0	1	0000 00	1	0	0	c000 00
1	1	0	0	C000 00	1	0	1	8000 00
2	0				0			
3	0				0			
4	0				0			
5	0				0			
b	0				0			
С	0				0			
d	0				0			
е	0				0			
f	0				0			

Miss, Cold

			Way 0				Way 1	
line	V	D	LRU	Tag	V	D	LRU	Tag
0	1	0	1	0000 00	1	0	0	c000 00
1	1	0	1	C000 00	1	0	0	0000 00
2	0				0			
3	0				0			
4	0				0			
5	0				0			
b	0				0			
С	0				0			
d	0				0			
е	0				0			
f	0				0			

Miss, Conflict

stb r1, 0x0000005

			Way 0				Way 1	
line	V	D	LRU	Tag	V	D	LRU	Tag
0	1	1	0	0000 00	1	0	1	c000 00
1	1	0	1	C000 00	1	0	0	0000 00
2	0				0			
3	0				0			
4	0				0			
5	0				0			
b	0				0			
С	0				0			
d	0				0			
е	0				0			
f	0				0			



Capacity vs Conflict Miss

- It's hard to tell on the fly what kind of miss
- For example: to know if cold, need to keep list of every address that's ever been in cache
- To know if it's capacity, need to know if it would have missed even in a fully associative cache
- Otherwise, it's a conflict miss

