Load Instructions

PAPI_LD_INS

Retired loads.

x86 and x86_64

On most (all?) processors the first floating point instruction adds in an extra load.

Page faults count as a load (5 loads on a Pentium D).

Seems to only count the "cmps" string instruction (load two values from different memory locations and compare) as one load rather than two (for exception see Pentium D).

CMOV instructions with memory as an op count a load even if the condition isn't met.

x87 FPU execeptions cause an additional load instruction.

SSE exceptions cause an additional load instruction.

fbstp instructions count as 1 load and 1 store.


Back to main Performance Counters Page