








Implementation Technology



Inverter



Pull UP

V_x	V_y	V_f
L	L	H
L	H	H
H	L	H
H	H	L

Positive Logic


x	y	f
0	0	1
0	1	1
1	0	1
1	1	0

NAND


Negative Logic

x	y	f
1	1	0
1	0	0
0	1	0
0	0	1


NOR




Pull Down network



x	y	f
0	0	1
0	1	0
1	0	0
1	1	0




Pull Down Network



$f = \overline{x \cdot y} \rightarrow$ function is true

NAND

$f = x \cdot y$ function is zero



$f = \overline{x + y}$ NOR


$f = x + y$

PMOS works poorly in P.D. → in P.L.
 NMOS works poorly in P.L. → in P.D

① Complex CMOS

$$f = \bar{x}_1 \bar{x}_2 + \bar{x}_1 \bar{x}_3$$


$$\bar{f} = (x_1 + x_2)(x_1 + x_3)$$



① Better

$$f = \bar{x}_1 (\bar{x}_2 + \bar{x}_3)$$



$$\bar{f} = x_1 + x_2 x_3$$



$$f = x_1 (x_2 + x_3)$$

$$\bar{f} = \bar{x}_1 + \bar{x}_2 \bar{x}_3$$


②



12 transistors

$$f = X_1 (X_2 + X_3) \leftarrow \text{POD } \bar{f}$$



$$\bar{f} = \bar{X}_1 + \bar{X}_2 \bar{X}_3 \leftarrow \text{PU } \bar{f}$$




8 transistors

$$f = X_1 (\bar{X}_2 + \bar{X}_3)$$

$$\bar{f} = \bar{X}_1 + X_2 X_3$$



8 transistors



$$f = X_1 X_2 X_3 X_4$$

$$= \bar{X}_1 + \bar{X}_2 + \bar{X}_3 + \bar{X}_4$$

$$\bar{f} = X_1 X_2 X_3 X_4$$

