# Can Hardware Performance Counters Produce Expected, Deterministic Results? 

## Vince Weaver

Innovative Computing Lab, University of Tennessee
3rd Workshop on Functionality of Hardware Performance Monitoring
4 December 2010

## Uses of Deterministic Events

- Simulator Validation
- Basic Block Vector (BBV) Analysis
- Feedback-Driven Optimization
- Deterministic Multi-threading
- Intrusion Analysis (via Replay)
- Performance Analysis


## Ideal Deterministic Events

- Results are same run-to-run
- Event is frequent enough to be useful
- The expected count can easily be determined by code inspection
- Available on many processors


## Some Sources of Non-Determinism

- Operating System Interaction
- Program Layout / Address Space Randomization
- Measurement Overhead
- Multi-Core Interaction
- Hardware Implementation Details


## Common Potentially Deterministic Events

- Retired Instructions
- Retired Branches
- Retired Loads and Stores
- Retired Multiplies and Divides
- Retired $\mu \mathrm{ops}$
- Retired Floating Point and SSE
- Other (fxch, cpuid, move operations, serializing instructions, memory barriers, not-taken branches)


## How Do We Find Sources of Non-Determinism?

- Run existing large benchmarks and wade through large instruction traces when things don't match up?
- Use Dynamic Binary Instrumentation for comparison?
- Create many small assembly benchmarks to find inherent overhead?
- Create a large assembly benchmark that attempts to exercise all corners of the architecture?


## Our Assembly Benchmark

- Exercises most Integer, X87, MMX and SSE instructions.
- Tests a wide variety of address modes and bit-widths.
- Executes over 200 million dynamic instructions.
- Available from our website
http://www.cs.utk.edu/~vweaver1/projects/deterministic/


## x86_64 Machines Investigated

| Processor | Kernel |
| :--- | :--- |
| Intel Atom 230 | 2.6 .32 perf events |
| Intel Core2 T9900 | 2.6 .32 perf events |
| Intel Nehalem X5570 | 2.6 .31 perf events |
| Intel Nehalem-EX X7560 | 2.6 .34 perf events |
| Intel Pentium D | 2.6 .28 perfmon2 |
| AMD Phenom 9500 | 2.6 .29 perfmon2 |
| AMD Istanbul 8439 | 2.6 .32 perf events |

## Contributors to Retired Instruction Count on x86_64

- +1 extra for every Hardware Interrupt
- +1 extra for each page-fault
- +1 for first floating point instruction
- +1 extra for each floating point exception
- +1 on AMD on FP state save if exception bit set
- Instruction double counts on Pentium D with INSTRUCTIONS_RETIRED : NBOGUSNTAG


## Retired Instruction Results

Difference from the expected 226,990,030

| Machine | Before Adjustment | Adjusted |
| :--- | :---: | :---: |
| Core2 | $10,879 \pm 319$ | $13 \pm 1$ |
| Atom | $11,601 \pm 495$ | $-41 \pm 12$ |
| Nehalem | $11,409 \pm 3$ | $8 \pm 2$ |
| Nehalem-EX | $11,915 \pm 9$ | $8 \pm 2$ |
| Pentium D <br> (inst retired) | $2,610,571 \pm 8$ | $561 \pm 3$ |
| Pentium D <br> (inst completed) | $10,794 \pm 28$ | $-50 \pm 5$ |
| Phenom | $310,601 \pm 11$ | $12 \pm 0$ |
| Istanbul | $311,830 \pm 78$ | $11 \pm 1$ |

## Contributors to Retired Branch Count on x86_64

- +1 extra for every Hardware Interrupt
- +1 extra for each page-fault
- Core2 counts cpuid as a branch


## Retired Branch Results

Difference from the expected 9,240,001

| Machine | Before Adjustment | Adjusted |
| :--- | :--- | ---: |
| Core2 | $111,002 \pm 332$ | $13 \pm 1$ |
| Atom | $11,542 \pm 11$ | $-43 \pm 4$ |
| Nehalem | $11,409 \pm 4$ | $8 \pm 1$ |
| Nehalem-EX | $11,914 \pm 7$ | $8 \pm 1$ |
| Pentium D | $10,773 \pm 2$ | $-56 \pm 5$ |
| Phenom | $10,598 \pm 5$ | $9 \pm 0$ |
| Istanbul | $11,819 \pm 10$ | $8 \pm 2$ |

## Contributors to Retired Load Count

- +1 extra for every Hardware Interrupt
- +1 extra for each page-fault
- +1 extra for FP/SSE exceptions
- Conditional moves always a load
- fbstp 80-bit FP BCD store also counts as load
- rep cmps counts as one (not two) loads
- Core2 counts various instructions twice
- Nehalem does not count padd


## Pentium D Retired Loads



- Exposes microcoded loads (various counted double)
- Prefetches not included
- Page faults 5 loads, fldenv 7, frstor 23, fxrstor 26.


## Retired Load Results

Difference from the expected 79,590,000

| Machine | Before Adjustment | Adjusted |
| :--- | :---: | :---: |
| Core2 | $1,710,807 \pm 376$ | $14 \pm 1$ |
| Atom | - | - |
| Nehalem | $-288,590 \pm 3$ | $9 \pm 1$ |
| Nehalem-EX | $-288,086 \pm 7$ | $8 \pm 3$ |
| Pentium D | $2,402,843,955 \pm 12$ | $3096 \pm 17$ |
| Phenom | - | - |
| Istanbul | - | - |

## Contributors to Retired Store Count on x86_64

- +1 extra for every Hardware Interrupt
- +1 extra for each page-fault
- Nehalem counts cpuid, sfence mfence and clflush
- Pentium D exposes microcode behavior, as with loads


## Retired Store Results

Difference from the expected $24,060,000$

| Machine | Before Adjustment | Adjusted |
| :--- | :---: | :---: |
| Core2 | $0 \pm 0$ | $0 \pm 0$ |
| Atom | - | - |
| Nehalem | $411,408 \pm 4$ | $9 \pm 1$ |
| Nehalem-EX | $411,914 \pm 6$ | $9 \pm 1$ |
| Pentium D | $163,402,604 \pm 185$ | $11,776 \pm 175$ |
| Phenom | - | - |
| Istanbul | - | - |

## Retired Mul/Div

## Unadjusted results

| Machine | Multiplies | Divides |  |
| :--- | ---: | :--- | ---: |
| Core2 | $15,800,049 \pm$ | 68 | $5,800,016 \pm$ |
| Atom | $13,700,000 \pm$ | 0 | $7,000,000 \pm$ |
| Nehalem | $19,975,243 \pm$ | 1202 | $3,125,067 \pm$ |
| Nehalem-EX | $8,514,161 \pm 758,870$ | $3,246,165 \pm 9,162$ |  |
| Pentium D | n $/ \mathrm{a}$ | n $/ \mathrm{a}$ |  |
| Phenom | $69,242,930 \pm 62,492$ | n/a |  |
| Istanbul | $69,796,975 \pm 219,398$ | n $/ \mathrm{a}$ |  |

## Retired Floating Point

Unadjusted results for various available FP events.

| Machine | FP1 | FP2 |
| :--- | :---: | :---: |
| Core2 | $72,600,239 \pm 187$ | $39,099,997 \pm 0$ |
| Atom | $38,800,000 \pm \quad 0$ | n/a |
| Nehalem | $50,150,590 \pm 131$ | $17,199,998 \pm 2$ |
| Nehalem-EX | $50,155,704 \pm 562$ | $17,199,998 \pm 2$ |
| Pentium D | $100,400,310 \pm 413$ | $\mathrm{n} / \mathrm{a}$ |
| Phenom | $26,600,001 \pm \quad 0$ | $112,700,001 \pm 0$ |
| Istanbul | $26,600,001 \pm \quad 0$ | $112,700,001 \pm 0$ |

## Retired SSE

Unadjusted results for SSE

| Machine | SSE |  |
| :--- | :--- | ---: |
| Core2 | $23,200,000 \pm$ | 0 |
| Atom | $88,299,597 \pm$ | 792 |
| Nehalem | $24,200,849 \pm$ | 154 |
| Nehalem-EX | $24,007,005 \pm$ | 197,401 |
| Pentium D | $54,639,963 \pm 4,943,158$ |  |
| Phenom | $15,800,000 \pm$ | 0 |
| Istanbul | $15,800,000 \pm$ | 0 |

## Retired $\mu \mathrm{ops}$

| Machine | $\mu$ ops |
| :--- | :--- |
| Core2 | $14,234,856,824 \pm \quad 8,926$ |
| Atom | $12,651,163,475 \pm 63,870$ |
| Nehalem | $11,746,070,128 \pm 258,282$ |
| Nehalem-EX | $11,746,732,506 \pm 47,996$ |
| Pentium D | $12,551,781,963 \pm \quad 4,601$ |
| Phenom | $10,550,974,722 \pm 36,819$ |
| Istanbul | $10,551,189,637 \pm 139,283$ |

## Other Architectures

- ARM - Cannot select only userspace events
- ia64 - Loads, Stores, Instructions appear deterministic
- POWER - On Power6 Instructions appear deterministic, Branches do not
- SPARC - on Niagara1, Instructions appear deterministic


## Compensating

- Aggregate Counts - can be adjusted after the fact if all relevant data can be captured in parallel. Double-counted instructions are difficult.
- Overflow Mode - more difficult. One solution is to stop early and slowly single-step.


## DBI Tools

- Pin, Valgrind, Qemu, etc.
- All count rep prefixed string instructions individually, requiring intervention
- Pin gives expected result on our assembly benchmark
- Inject own environment variables, disrupting glibc-using programs


## SPEC CPU 2000 Benchmarks

Retired Instruction Results on Core2

| Bench | Pin Results | Adjusted Counter Results |  | Difference |
| :--- | ---: | ---: | ---: | ---: |
| wupwise | $360,553,377,202 \pm$ | 0 | $360,553,378,908 \pm$ | 175 |
| gzip.graph | $65,982,806,258 \pm$ | 0 | $65,985,332,330 \pm$ | 9 |
| gcc.expr | $7,253,042,753 \pm 71$ | $7,257,808,289 \pm$ | 43 | $4,526,072,536$ |
| eon.cook | $59,410,255,668 \pm 144$ | $59,432,884,285 \pm$ | 211 | $22,628,617$ |
| art.110 | $37,455,717,089 \pm$ | 0 | $37,684,112,743 \pm$ | 46 |

- Some run-to-run variation even in the DBI tool.
- Difference seems to be due to non-determinism in applications, not the counters.


## Conclusions / Future Work

- It may be possible to obtain deterministic counts on x86_64, though it is more difficult than on other architectures.
- More work needs to be done on understanding the behavior of larger applications.
- We hope to use this work as a basis to understand the behavior of Non-Deterministic events


## Questions?

## vweaver1@eecs.utk.edu

http://www.cs.utk.edu/~vweaver1/projects/deterministic

